



EE 2019 ADC, DAC

18/4/2017

SAR ADC






N-steps for N-bit ADC



Binary weighted
resistor based


DACs



Binary inputs: b_2, b_1, b_0




$$S_7 = b_2 \cdot b_1 \cdot b_0$$

$$S_6 = b_2 \cdot b_1 \cdot \bar{b}_0$$



$$S_0 = \bar{b}_2 \cdot b_1 \cdot b_0$$

V_{ref}



N-bit DAC

$$V_{in}(b) = V_0 \cdot \underbrace{b_0 = 1}_{\Rightarrow} V_{in} \rightarrow \frac{V_{ref}}{2}$$

