### High-Performance Design

#### Rahul Rao

#### IBM Systems and Technology Group

### **Content & Learning Objectives**

#### SRAMs

- Memory hierarchy and organization, SRAM building blocks and peripherals, modes of operation, common and uncommonly used cell types with their merits / demerits, Assists circuitry
- Introduction to next generation memory (circuits)

#### Reliability and Variation

- Source of variation, Variation detection circuits, impact on SRAMs
- Bias Temperature Instability
- Variation tolerant circuits / methods
- Other topics?

#### References

#### **CMOS VLSI Design: Circuits and Systems Perspective**

- □ Chapter 12 'Array Subsystem'
- Authors: Neil Weste and David Harris

#### Design of High performance Microprocessor Circuits

- Part V: Memory System Design
- □ Authors: A Chandrakasan, W Bowhill, F Fox

#### Conference / Journal papers (as we go)

# **Memory Classification revisited**



#### Topics

- □ SRAM : Basic memory element
- Operations and modes of failure
- Cell optimization
- □ SRAM peripherals
- Memory architecture and folding

### **Back to Back Inverters**



## **Butterfly Curve**



### SRAM Cell



### No Operation (Hold)



### Differences between latch and memory cell?







Then flip the application and measurement sides (use half cells). Plot the Transfer curves on the same graph



Hold Failure => Flipping of cell data in the Hold mode with the application of a lower supply voltage.

# Hold Margin



# Hold Margin



# Hold Margin



### **Read Operation**



### Flip During Read: Read Failure



S. Mukhopadhyay, ITC 2010

### **Question 1**

- □ Hold Margin for an SRAM cell
- a) Is always greater than read margin
- b) Can be improved by making the access transistor bigger
- c) Defines the minimum supply voltage required to perform a read operation
- d) Depends on the number of cells on the bit line

# Hold vs Read Margin



### Write Operation





S. Mukhopadhyay, ITC 2010

### Write Margin





Access Failure : Time required to produce a pre-specified bit-differential is higher than a maximum allowed time.

### **Question 2**

- □ Write Margin for an SRAM cell
- a) Is always greater than read margin
- b) Can be improved by making the access transistor bigger
- c) Defines the minimum supply voltage required to perform a read operation
- d) Depends on the number of cells on the bit line

## The Balancing Act



Large N: Better READ performance. If too large, trip voltage of inverter becomes so low that cell becomes unstable.

Large A: Better Performance. If too large, storage node voltage goes high during READ, causing cell flip

Large P: Increase stability. If too large, hard to WRITE.

Need to balance all : NR:XR:PR ~ 2:1:1

# Workhorse 6T-Cell



# Thin Cell (Litho-Friendly)



### **Question 2c**

Decreasing the size of only one side of NFET transistors

- will improve the cell
- a) Cell density
- b) Read margin
- c) Write margin
- d) Hold margin

#### Topics

- □ Introduction to memory
- □ SRAM : Basic memory element
- Operations and modes of failure
- Cell optimization
- □ SRAM peripherals
- Memory architecture and folding

# **Decoders and Drivers**

WL driver	cell	cell	cell	cell
WL driver	cell	cell	cell	cell

Word line driver layout needs to be pitch matched to SRAM cell

### •

WL driver	cell	cell	cell	cell	
WL driver	cell	cell	cell	cell	
Decoder and Control	Column Circuitry				

# **Column Circuitry for Read and Write**





#### WRITE

# **Sense Amplifiers**



Sense-amp provide necessary gain (small input  $\rightarrow$  large output) for read If sense\_clk arrives too early  $\rightarrow$  False read may happen due to too small difference If sense\_clk arrives too late  $\rightarrow$  Too slow

Isolation transistors: Disconnects sense amp to cutoff large bit line capacitance once sensing starts

#### **Hierarchical Bit-lines**



Hierarchical Bit-lines

### **Pre-Conditioning**



Pre-Conditioning

### **Question 3**

#### Equalizer is required

- a) Both the bitlines are pre-charged at the same time
- b) To ensure that the bit-lines are conditioned suitably for write operation
- c) To minimize offset between the bitlines prior to read operation
- d) To improve the hold and read margin of the memory cells