


# FET characteristics and BTI

- Threshold voltage ( $V_T$ )
- Current degradation approximately corresponds to  $V_T$  degradation
- Known sensitivities
  - PBTI is *more* sens. to Voltage
  - NBTI is *more* sens. to temperature
- Semi-empirical model (for both NBTI and PBTI)




$$V_T \big|_{DC\_stress} = AV_{DD}^a T^b t^n \quad (\text{without including recovery})$$

# Recovery after stress

Static stress and recovery or “0.001 Hz waveform”

\*Ramey et. al., Intel, IRPS 2009



➤ Recovery happens when FET is OFF


$$V_T |_{after\_relax} = FR \times V_T |_{DC\_stress}$$

$$Fraction\ Remaining\ FR = 1 + \frac{t_{relax}}{t_{stress}} \times n^{-1}$$

➤ In other words, if probability of ‘1’ at the gate of an NFET is say  $P_1$ , then,


$$duty\_cycle = \frac{t_{stress}}{t_{stress} + t_{relax}} = P_1$$

➤ **Biggest benefits of recovery when duty\_cycle < 95%**




# FET stress-recovery

Let's take an example of simple CMOS inverter



PFET is relaxing: Gate-source  
HIGH and drain LOW

NFET is stressed: Gate is HIGH  
and source-drain LOW





PFET is stressed: Gate is LOW  
and source-drain HIGH

NFET is relaxing: Gate-source  
LOW and drain HIGH

- If a FET is ON, it's stressed (for both NFET and PFET)
- If a FET is OFF, it's relaxed (for both NFET and PFET)

# FET stress-recovery

For other circuit types say transmission gate





- Both the FETs are either ON or OFF together
- Source-drain voltages during relaxation depends on other circuit blocks on left and right
  - e.g., negative gate-drain or gate-source voltage in NFET may speed up recovery (also true for inverter on previous slide)

# Nature of Stresses/recovery

## Static or DC stress

- FETs are in the same voltage bias condition during the USAGE





### Examples:

- SRAM cells storing the same data for long time
- Circuit paths not used for long time but powered on
  - Word line drivers, local and global eval circuits

# Nature of Stresses/recovery

## Alternating or AC stress

- FETs turn ON (stress) and OFF (recover) during the USAGE
- It's composed of several DC stress and recovery conditions
- Durations of stress and recovery depend on nature of program running and typically can not be estimated



### Examples:


- SRAM cells frequently changing the stored data
- Logic circuit paths doing computations

## Question

□ The bias temperature instability device degradation in a circuit can be reduced by


- a) Using asymmetric transistors since they will degrade at different rates
- b) Avoiding pass gates in the design and always using transmission gates
- c) Increasing the supply voltage of the circuit
- d) Ensuring that all nodes in a circuit switch every  $N$  cycles

# Timing Failure due to BTI






# SRAM Operating Mode: READ



BL and BR are pre-charged to  $V_{DD}$  and then left hanging




Sense-Amp fires


Access FETs (AXL & AXR) are ON for short duration while cell is accessed => assumed negligible degradation

- The data stored should *not* flip during READ  
=> NL (NR) should be stronger than AXL (AXR): *PBTI can make NL weak (bad!)*
- Sufficient  $\Delta V$  to fire SA should be developed while WL = '1'  
=> AXL-NL should fast discharge BL: *Weak NL will slow discharge (bad!)*

# SRAM Operating Mode: WRITE




BL and BR are  
FIXED to data



Weak cross-coupled inverters  
(NL-PL and NR-PR) are good  
for writing


- The data stored *must* flip during WRITE  
=> AXL (AXR) should be stronger than PL (NR) *NBTI (PBTI) can make PL (NR) weak (good!)*
- Data should flip while WL = '1'  
=> *WL pulse width increased (good)*

# Static and Alternating Stress



## Static Stress

- Cell is storing same data for long time => asymmetric
- May be *READ* multiple times but not flipped
- $\Delta V_t$  for static stress larger than alternating stress (no recovery)
- *READ* gradually becomes unstable
- Increases *READ* access time




## Alternating Stress

- Cell is regularly flipped => symmetric
- Equal time/relaxation for storing '1' and '0' to maintain symmetry
- $\Delta V_t$  for same usage is less (low power-on time)
- $\beta$ -ratio between pull-down and pass-gate FETs varies => PD weakens and *READ* fail increases
- Increases *READ* access time

➤ Typically all cells in between Static to Alternating stress

# High Performance vs Dense Cells




## High-Performance and READ stable

- $W_{PD} \gg W_{PG}$  for READ stability
- Low READ access time
- Large cell footprint
- Less RDF induced  $V_T$  fluctuation in PD
- Microprocessors etc.

## Dense and WRITE stable


- $W_{PD} \sim W_{PG}$  for WRITE stability
- Large READ access time
- Small cell footprint
- Large RDF induced  $V_T$  fluctuation in PD
- Dense applications – PDA etc.

# What happens when $W_{PD}$ is scaled?



As  $W_{PD} / W_{PU}$  increases, a cell becomes *more* sensitive to PBTI than NBTI


# Impact on Cell READ and WRITE time



Assuming  $\Delta V_T = 50mV$  increase due to NBTI and PBTI at end-of-life


- READ time reduces as we go from dense to high-performance cell
- READ time is *less* dependent on stress condition

# READ access time



- READ time is *practically immune* to NBTI
- READ time degrades ~ 9-12% for 50mV  $V_T$  shift due to PBTI
- *Stringent PBTI requirements in high-performance cells*

# WRITE time



- WRITE time is *practically immune* to PBTI
- WRITE time degrades  $\sim 8\%$  for 50mV  $V_T$  shift due to NBTI
- *Similar NBTI requirements in high-performance and dense cells*




## Question


□ A 8-T SRAM cell that was operation at time  $t = 0$ , will not see the following at time  $t = 5$  years due to BTI

- a) Access failures increasing due to NBTI
- b) Write failures increasing due to the combination of NBTI and PBTI
- c) Read failures increasing due to PBTI
- d) Hold failures increasing due to the combination of NBTI and PBTI

# Block Diagram



# Read and Write Patterns



# Question

□ Which of the following loops is a worst case access pattern  
(from a power point of view)

- Write AAAA to address 5
  - Write 5555 to address A
  - Read address A
  - Read address 5
- Write 1234 to address 0
  - Write 5678 to address 7
  - Read address 0
  - Read address 7
- Read address A
  - Write AAAA to address A
  - Read address 5
  - Write 5555 to address 5
- Write AAAA to address F
  - Write 7777 to address A
  - Read address F
  - Read address 5

# Test

## ❑ Defect vs Fault

- Defect => A deviation from intended behavior
- Fault => A model for the defect

## ❑ Structural vs Functional Test

- Structural Test => Testing all nodes of the circuits
- Functional Test => Behaves as desired

## ❑ Verification vs Test

- Verification => Design is correct
- Test => Hardware is correct

# Test


- ❑ Stuck At Faults => Cell is stuck at a particular value
- ❑ Transition Faults => Cell fails to undergo a particular transition
- ❑ Coupling Faults => Cell (v) fails due to Cell (a)
- ❑ Pattern Faults => Cell (v) fails due to a multiple set of Cells (a1 - an)

# Fault Notation

- $\langle \dots \rangle$  describes a fault
- $\langle S/F \rangle$  describes a *single-cell fault*
  - $S$  describes the state/operation *sensitizing* the fault
    - A fault is sensitized when the fault effect is made present
  - $F$  describes the *fault effect* in the *victim cell* (v-cell)
- $\langle S;F \rangle$  describes a *two-cell fault* (a *Coupling Fault*)
  - $S$  describes the state/operation of the *aggressor cell* (a-cell) sensitizing the fault
  - $F$  describes the fault effect in the v-cell
- Examples
  - $\langle \forall/0 \rangle$ : a SA0 fault
  - $\langle \uparrow/0 \rangle$ : an  $\uparrow$  TF
  - $\langle \uparrow;0 \rangle$ : a CF
  - $\langle \downarrow;0 \rangle$ : a CF
  - $\langle \forall/1 \rangle$ : a SA1 fault
  - $\langle \downarrow/1 \rangle$ : a  $\downarrow$  TF
  - $\langle \uparrow;1 \rangle$ : a CF
  - $\langle \downarrow;1 \rangle$ : a CF

# Stuck Faults

- ❑ Stuck At Faults => Cell is stuck at a particular value




- ❑ Stuck at Open Fault

- ❑ e.g Word line is broken => When read is performed both BL and BLB remain high



# Transition Fault

□ Transition Faults => Cell fails to undergo a particular transition




Test: All cells should have a  $\uparrow$  and  $\downarrow$  transition and read

□ Retention Faults => Cell loses value after a while

# Coupling Faults


- ❑ Coupling Faults => State (or Transition) of Cell A causes a failure in Cell V



- ❑ Coupling Transition Faults:  $\langle \uparrow; 0 \rangle$ ,  $\langle \uparrow; 1 \rangle$ ,  $\langle \downarrow; 0 \rangle$  and  $\langle \downarrow; 1 \rangle$
- ❑ Coupling state faults:  $\langle 1; 0 \rangle$ ,  $\langle 1; 1 \rangle$ ,  $\langle 0; 0 \rangle$  and  $\langle 0; 1 \rangle$
- ❑ Coupling inversion fault:  $\langle \uparrow; \downarrow \rangle$  and  $\langle \downarrow; \uparrow \rangle$
- ❑ Linked Coupling faults: The victim can be identical (difficult to detect)


# Pattern Sensitive Faults

- The state (transition) or  $K$  cells causes a failure in an  $i$ th cell
  - NPSF  $\Rightarrow$  The  $k$  cells are adjacent



# Address Faults

- ❑ Address (A1) cause no cell to be accessed
- ❑ Address (A1) accesses multiple cells
- ❑ Cell (C1) is accessed with multiple addresses
- ❑ Cell (C1) is accessed by its own and another address



# March Tests

□ A sequence of operations applied in a particular order aimed at targeting the various fault models

$\{\updownarrow(w0); \uparrow(r0, w1); \uparrow(r1, w0); \updownarrow(r0); \downarrow(r0, w1); \downarrow(r1, w0); \updownarrow(r0)\}$

# References

- Chuang, C., et al., "High-Performance SRAM in Nanoscale CMOS: Design Challenges and Techniques," Memory Technology Design and Testing, 2007.
- Kim, J., et al., "Relaxing Conflict Between Read Stability and Writability in 6T SRAM Cell Using Asymmetric Transistors", EDL, vol. 30, no. 8, 2009.
- Zhai, B., et al., "A Variation-Tolerant Sub-200 mV 6-T Subthreshold SRAM", JSCC, vol. 43, no. 10, 2008
- Hanson, S. et al., "The Phoenix Processor: A 30pW Platform for Sensor Applications", VLSI Symposium, 2009
- Chang, L., et al., "Stable SRAM Cell Design for the 32 nm Node and Beyond", VLSI Symposium, 2005
- Takeda, K., et al., "A read-static-noise-margin-free SRAM cell for low-Vdd and high-speed applications ," ISSCC, 2005
- Kim, J., et al., "Technology-Circuit Co-Design of Asymmetric SRAM Cells for Read Stability Improvement," CICC, 2010.
- Kim, J., et al., "Independent-Gate Controlled Asymmetrical SRAM Cells in Double-Gate MOSFET Technology for Improved READ Stability," ESSCIRC, 2006
- Bhavgarwala, A., et al., "A Sub-600mV, Fluctuation tolerant 65nm CMOS SRAM Array with Dynamic Cell Biasing ," VLSI Symposium, 2007
- Chang, I., et al., "A 32kb 10T Sub-threshold SRAM Array With Bit-interleaving and Differential Read Scheme in 90nm CMOS", ISSCC, 2008.
- Bansal, A., et al., "Impact of NBTI and PBTI in SRAM bit-cells: Relative sensitivities and guidelines for application-specific target stability/performance", IRPS, 2009.
- Bansal, A., et al., "Impacts of NBTI and PBTI on SRAM static/dynamic noise margins and cell failure probability," Microelectronics Reliability Journal, 2009
- Mukhopadhyay, S., et al., "SRAM Write-ability Improvement with Transient Negative Bit-line Voltage," Trans. On VLSI, Vol. 19, no. 1, 2011
- Mukhopadhyay, S., et al., "Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS ," Trans. On CAD, Vol. 24, no. 12, 2010
- R. Rao, et al., "Parameter Variations and Low Power Design," Tutorial at ITC, 2010
- Zyuban, V., et al., Power Optimization Methodology for the POWER7™ Microprocessor, IBM J. Research Dev, vol. 55, no.3, 2011