$$
\begin{array}{lllll}
\mu_{n} C_{o x}=160 \mu A / V^{2} & \mu_{p} C_{o x}=80 \mu A / V^{2} & W_{\min }=4 \lambda=0.36 \mu & L_{\text {min }}=2 \lambda=0.18 \mu & V_{T_{n}}=\left|V_{T_{p}}\right|=0.4 V \\
V_{\text {Dsat }}^{n} & =0.35 \mathrm{~V} & \left|V_{\text {Dsat } t_{p}}\right|=0.6 \mathrm{~V} & V_{D D}=1.8 \mathrm{~V} &
\end{array}
$$

Reference Inverter: $W_{n}=4 \lambda$ and $W_{p}=8 \lambda$

1. Compute the mid-point voltage $\left(V_{M}\right)$ for each of the following CMOS inverters.
2. $W_{p}=6 \lambda, W_{n}=4 \lambda$
3. PMOS of size 10, NMOS of size 7
4. Reference inverter
5. PMOS size 4 , NMOS size 8

For each of the configurations, show which region of operation the two transistors are in, and justify your assumptions after computing the value of $V_{D S}$. Verify your results using SPICE simulations (SPICE sims need not be submitted).
2. For each of the transistor configurations shown:



- What will be the output voltage when input is $V_{i}=0$ ?
- What will be the output voltage when input is $V_{i}=V_{D D}$ ?
- Which of the circuits has current dissipation when idle? Under what conditions does this happen? What is the static power dissipation of the circuits for each input configuration?
- Calculate $V_{O H}$ and $V_{O L}$ for each circuit.

3. A reference CMOS inverter is connected to the following outputs. In each case, estimate the propagation delay of the inverter. Assume that for the 180 nm technology, $R C=5 p s$. (Assume the capacitance for MOS transistors is $2 f F / \mu$ of transistor width for 180 nm tech).

- Another reference CMOS inverter
- Another CMOS inverter of size: PMOS 10, NMOS 8
- A fixed external capacitance of 5fF

Note: For the portions requiring a SPICE simulation, you need to submit the simulation plots along with notes on how you measured the delays.
4. For the RC tree structure shown, derive and estimate the propagation delay from node 1 to node 5 using Elmore's delay formula. All resistances are $10 \mathrm{~K} \Omega$ and call capacitors are 1.0 fF . Use a SPICE simulation to check the result, and comment on the accuracy of the estimate. Do the SPICE simulation for both cases: (a) node 5 initially at 0 with $V_{i}$ going from 0 to $V_{d d}$ and (b) node 5 initially at $V_{d d}$ and $V_{i}$ going from $V_{d d}$ to 0 .


Figure 1: Elmore delay tree. $R=10 \mathrm{~K} \Omega, C=1.0 f F$
5. For the pass transistor configurations shown below, determine the final voltage on the capacitor


Figure 2: Pass transistors
6. Derive an expression for the trip point $\left(V_{\text {in }}=V_{\text {out }}=V_{M}\right)$ of a long channel inverter.
7. Derive an expression for the gain of an inverter at the trip point $\left(V_{\text {in }}=V_{\text {out }}=V_{M}\right)$.
8. Please read this paper on stacking effect to understand the detailed derivation for short channel devices.
S. Narendra, S. Borkar, V. De, D. Antoniadis and A. Chandrakasan, "Scaling of stack effect and its application for leakage reduction," ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581), Huntington Beach, CA, USA, 2001, pp. 195-200. doi: 10.1109/LPE. 2001.945400
Note: The symbols and notation is quite messed up and is not as per the usual convention. For example $\lambda_{d}$ is used for the DIBL coefficient. Not CLM parameter.

