




## Lecture 38: Analog & RF Layout - II

d) matching environment:



metal lines can affect parasitic cap to device nodes!

e) 45° lines:



X





✓

- helps with charge wording at corners
- improves electromigration effects

f) maintain symmetry in routing (differential)

e.g.



g) Passive Devices

Resistors:

polysilicon  $R_s$  \* small  $R_s$ , high linearity

\* low cap to substrate

\* smaller mismatches

p<sup>+</sup>/n<sup>+</sup> S-D diffusion R<sub>s</sub> (silicide or salicide)

\* low to medium R<sub>s</sub> ( $3-5 \Omega/\square$ )

\* very sensitive to process, temp  
(depends on doping levels)

non-silicided resistors

\* medium R<sub>s</sub> ( $50-100 \Omega/\Omega$ )

\* sensitive to process, temp

n-well resistors

\* large R<sub>s</sub> (few k $\Omega/\square$ )

\* process, temp sensitive

\* large cap to substrate (don't use in RF path)

very large R<sub>s</sub> - use NMOS/PMOS with W/L << 1!


\* process, temp sensitive

\* voltage sensitive

\* can exhibit "flicker noise"

→ For R(or c) matching, use identical units with same orientation placed in series or parallel


e.g.



$$\text{gain } \frac{V_{out}}{V_{in}} = -\frac{R_2}{R_1}$$

say gain = -2,  $R_2 = 2R_1$

$$R_1 = \boxed{\quad}$$



$C, L \rightarrow$  have been covered before

$\rightarrow$  very important for RF

#### 4) Transistor layout:

parameters in schematic & layout:

$w$  = total width of device



$L$  = length of device

$n_f$  = # of fingers

$m$  = multiplier (not factored into  $w$ )

e.g.  $w = 10\mu m$      $L = 0.18\mu m$      $n_f = 5$      $m = 2$

$$\left. \begin{array}{l} w_f = \frac{w}{n_f} = \frac{10\mu m}{5} = 2\mu m \\ \text{width of each finger} \\ m = 2 \Rightarrow \text{effective } \frac{w}{L_{tot.}} = \frac{2 \times 10\mu m}{0.18\mu m} \end{array} \right\}$$



\*  $n_f \uparrow \Rightarrow r_g, C_{ab} \downarrow$

→ faster transistor

→ lower  $r_g$  noise

\*  $n_f$  &  $m$  allow setting of aspect ratio

\* For devices in signal path, try to follow:

$1\text{ }\mu\text{m} < W_f < 5\text{ }\mu\text{m}$

parasitics/finger are large

$r_g$  is large

\* model limits max  $W, L$  in schematic, layout


→ use  $m$  to increase  $W$  further

\*  $m$  &  $n_f$  can also affect shape

e.g.  $m=9$



or



may layout a bias device  
this way to fit into  
overall layout plan

## 5) Metal Routings:


- \* lower metals - larger cap to sub  
(M<sub>1</sub>, M<sub>2</sub>)
  - larger  $\ell$  (thinner, Al)
- \* middle metals - lower cap to sub  
(M<sub>3</sub>, M<sub>4</sub>)
  - larger  $\ell$  (thinner, Al)
- \* higher metals - lower  $\ell$  (thicker and/or Cu)  
(M<sub>5</sub> and/or M<sub>6</sub>) - more fringing leads to more cap to sub

→ DC signals - M<sub>1</sub>, M<sub>2</sub>

analog, RF, clock signals - M<sub>4</sub> (and M<sub>3</sub>, if necessary)

VDD, GND, High-current lines - M<sub>5</sub>, M<sub>6</sub> (thick metal)

## Antenna Effect:



\* add a discontinuity (e.g. go to different metal and come back)

\* add a reverse biased diode to prevent large voltage buildup


\* Antenna rule check is part of physical verification

## Density :

Process requires minimum densities of diff. layers to maintain integrity

e.g. M<sub>1</sub> - M<sub>4</sub> (lower metals) ~ 90%

typical ckt ~ 20% or less



□ = dummy metal fill

⇒ adds extra cap parasitic


insensitive cks ⇒ use "auto fill" (i.e. random)

e.g. digital std. cells, control lines,  
bias cks etc.

\* RF cks : use "custom fill"

⇒ manual fill to maintain symmetry

e.g. diff. lines



\* RF inductors : avoid fill (foundry can  
give waiver)

Foundry requires these checks before fab:

→ DRC

→ Density

Your responsibility:

→ LVS

→ ERC

→ LPE