



## Lecture 38: Analog & RF Layouts - II

d) matching environment:



metal lines can affect parasitic cap to device nodes!



e) 45° lines:



→ helps with charge working at corners  
→ improves electromigration effects

f) maintain symmetry in routing (differential)

e.g.



4) Passive Devices

Resistors:

polysilicon  $R_s$

\* small  $R_s$ , high linearity

\* low cap to substrate

\* smaller mismatches

## p<sup>+</sup>/n<sup>+</sup> S-D diffusion R<sub>s</sub> (silicide or salicide)

\* low to medium R<sub>s</sub> (3-5 Ω/□)

\* very sensitive to process, temp  
(depends on doping levels)

## non-silicided resistors

\* medium R<sub>s</sub> (50-100 Ω/□)

\* sensitive to process, temp

## n-well resistors

\* large R<sub>s</sub> (few kΩ/□)

\* process, temp sensitive

\* large cap to substrate (don't use in RF path)

very large R<sub>s</sub> - use NMOS/PMOS with W/L ≪ 1!


\* process, temp sensitive

\* voltage sensitive

\* can exhibit "flicker noise"


→ For R (or C) matching, use identical units with same orientation placed in series or parallel


e.g.



gain  $\frac{V_{out}}{V_{in}} = -\frac{R_2}{R_1}$

say gain = -2,  $R_2 = 2R_1$

$R_1 \equiv$  



$C, L \rightarrow$  have been covered before

$\rightarrow$  very important for RF

#### 4) Transistor layout:

parameters in schematic & layout:

$W =$  total width of device

$L =$  length of device



$n_f =$  # of fingers

$m =$  multiplier (not factored into  $W$ )

e.g.

$W = 10 \mu\text{m}$	}	$w_f = \frac{W}{n_f} = \frac{10 \mu\text{m}}{5} = 2 \mu\text{m}$ $\equiv$ width of each finger
$L = 0.18 \mu\text{m}$		
$n_f = 5$		
$m = 2$		

$m = 2 \Rightarrow$  effective  $\frac{W}{L}_{\text{tot.}} = \frac{2 \times 10 \mu\text{m}}{0.18 \mu\text{m}}$



\*  $n_f \uparrow \Rightarrow r_g, C_{ab} \downarrow$

→ faster transistor

→ lower  $r_g$  noise

\*  $n_f$  &  $m$  allow setting of aspect ratio

\* For devices in signal path, try to follow:

$1\text{mm} < W_f < 5\text{mm}$

← parasitics/finger are large



←  $r_g$  is large

\* model limits max  $W, L$  in schematic, layout


→ use  $m$  to increase  $W$  further

\*  $m$  &  $n_f$  can also affect shape

e.g.  $m=9$



or



may layout a bias device  
this way to fit into  
overall layout plan

## 5) Metal Routings:

- \* lower metals - larger cap to sub  
( $M_1, M_2$ ) - larger  $\rho$  (thinner, Al)
- \* middle metals - lower cap to sub  
( $M_3, M_4$ ) - larger  $\rho$  (thinner, Al)
- \* higher metals - lower  $\rho$  (thicker and/or Cu)  
( $M_5$  and/or  $M_6$ ) - more fringing leads to more cap to sub


→ DC signals -  $M_1, M_2$

analog, RF, clock signals -  $M_4$  (and  $M_3$ , if necessary)

VDD, GND, High-current lines -  $M_5, M_6$  (thick metal)

## Antenna Effect:

Large metal sheet can build



up charge during etching

can break down gate

\* add a discontinuity (e.g. go to different metal and come back)

\* add a reverse biased diode to prevent large voltage buildup


\* Antenna rule check is part of physical verification

## Density :

Process requires minimum densities of diff. layers to maintain integrity

e.g.  $M_1 - M_4$  (lower metals)  $\sim 90\%$ .

typical ckt  $\sim 20\%$  or less




insensitive cts  $\Rightarrow$  use "auto fill" (i.e. random)

e.g. digital std. cells, control lines,  
bias cts etc.

\* RF cts : use "custom fill"

$\Rightarrow$  manual fill to maintain symmetry

e.g. diff. lines



\* RF inductors ; avoid fill (foundry can give waiver)

Foundry requires these checks before fab:

→ DRC

→ Density

Your responsibility:

→ LVS

→ ERC

→ LPE