Integrated Circuits and Systems group, IIT Madras


This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
start [2020/03/14 10:38]
start [2020/06/28 14:18] (current)
Line 8: Line 8:
 <​html><​center><​iframe width="​560"​ height="​315"​ src="​https://​​embed/​wAZWBAM6-Ts"​ frameborder="​0"​ allowfullscreen></​iframe></​center></​html>​ <​html><​center><​iframe width="​560"​ height="​315"​ src="​https://​​embed/​wAZWBAM6-Ts"​ frameborder="​0"​ allowfullscreen></​iframe></​center></​html>​
-=====  2020 Texas Instruments Research Associateships for MS by research at IIT Madras ===== 
-  * Applications to the [[http://​​vlsi/​tiiprogram/​start|Texas Instruments research associateship program]] leading to an MS degree at IIT Madras will be open between 14th and 31st March 2020. Information about this program can be found at [[http://​​vlsi/​tiiprogram/​start|this link]]. ​ 
 ===== News ===== ===== News =====
-  * [[http://​​vlsi/​_detail/​iscas2020papers.png|11 papers]] from the group have been accepted for presentation ​at the 2020 International Symposium on Circuits ​and Systems to be held in Seville, Spain in May 2020. Congratulations ​to all authors. ​+  * The paper **A 20 MHz Bandwidth Continuous-Time Delta-Sigma ADC Achieving 82.1 dB SNDR and >100 dB SFDR Using a Time-Interleaved Virtual-Ground-Switched FIR Feedback DAC** by Alok Baluni and Shanthi Pavan was presented at the IEEE Custom Integrated Circuits Conference ​in Mar2020. This  paper won the **outstanding student paper award** ​at the conference, ​and will be presented at the plenary at CICC 2021. Congratulations ​Alok!
-  * Pranav Kumar and Priyadharshini have joined ​the group. ​A warm welcome ​to them!+  * The paper **An 800MHz-BW VCO-Based Continuous-Time Pipelined ADC with Inherent Anti-Aliasing ​and On-Chip Digital Reconstruction Filter** by Hajime Shibata,​...,​ and Shanthi Pavan was presented at the 2020 IEEE International Solid State Circuits Conference in San Francisco in Feb. 2020. 
 +  * [[http://​​vlsi/​_detail/​iscas2020papers.png|11 papers]] from the group have been accepted for presentation at the 2020 International Symposium on Circuits and Systems to be held in Seville, Spain in May 2020Congratulations ​to all authors. ​
-  * The paper **A 36 dB Gain Range, 0.5 dB Gain Step Variable Gain Amplifier with 10 to 25 MHz Bandwidth Third-Order Filter for Portable Ultrasound Systems** by Purnendu Bhattaru and Nagendra Krishnapura will be presented at the 2020 International Conference on VLSI Design to be held in Bangalore in January 2020. 
 ([[newsarchives|Archive]]) ([[newsarchives|Archive]])