Integrated Circuits and Systems group, IIT Madras

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
publications:start [2023/04/02 16:10]
nagendra
publications:start [2023/08/24 10:21] (current)
Line 1: Line 1:
 ====== Publications ====== ====== Publications ======
 ===== 2023 ===== ===== 2023 =====
 +  * P. Kumar and N. Krishnapura,​ "​Signal-Strength Detector Based on CMOS-Inverter Supply Current,"​ //IEEE Solid-State Circuits Letters//, [[https://​ieeexplore.ieee.org/​document/​10226425|doi:​ 10.1109/​LSSC.2023.3307361]].
   * Subha Sarkar, Rajat Agarwal, Nagendra Krishnapura,​ "​Bandpass filter and oscillator ICs with THD < -140dBc at 10Vppd for testing high-resolution ADCs," //2023 International Solid-State Circuits Conference//,​ San Francisco, USA, Feb. 2023. Accepted for presentation. [[https://​ieeexplore.ieee.org/​document/​10067771|doi:​ 10.1109/​ISSCC42615.2023.10067771]].   * Subha Sarkar, Rajat Agarwal, Nagendra Krishnapura,​ "​Bandpass filter and oscillator ICs with THD < -140dBc at 10Vppd for testing high-resolution ADCs," //2023 International Solid-State Circuits Conference//,​ San Francisco, USA, Feb. 2023. Accepted for presentation. [[https://​ieeexplore.ieee.org/​document/​10067771|doi:​ 10.1109/​ISSCC42615.2023.10067771]].
 +  * S. Ramprasath, M. Madhusudan et al., "A Generalized Methodology for Well Island Generation and Well-Tap Insertion in Analog/​Mixed-Signal Layouts,"​ //ACM Transactions on Design Automation of Electronic Systems//, [[https://​dl.acm.org/​doi/​10.1145/​3580477|doi:​ 10.1145/​3580477]].
 +  * J. Poojary, S. Ramprasath et al., "​Exploration of Design / Layout Tradeoffs for RF Circuits using ALIGN,"​ // IEEE Radio Frequency Integrated Circuits Symposium (RFIC)//, San Diego, USA, June 2023. [[https://​doi.org/​10.1109/​RFIC54547.2023.10186141|doi:​ 10.1109/​RFIC54547.2023.10186141]].
  
 ===== 2022 ===== ===== 2022 =====
Line 7: Line 10:
   * K. M. Vithagan, V. Sundaresha and J. Viraraghavan,​ "​Geometric Programming Approach to Glitch Minimization via Gate Sizing,"​ in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022, doi: 10.1109/​TCAD.2022.3207970.   * K. M. Vithagan, V. Sundaresha and J. Viraraghavan,​ "​Geometric Programming Approach to Glitch Minimization via Gate Sizing,"​ in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022, doi: 10.1109/​TCAD.2022.3207970.
   * A. F. Davidson and J. Viraraghavan,​ "​Layout-Based Digital IC Course Projects in Large Classes: Implementation,​ Evaluation, and Plagiarism Detection,"​ in IEEE Transactions on Education, 2022, doi: 10.1109/​TE.2022.3192624. ​   * A. F. Davidson and J. Viraraghavan,​ "​Layout-Based Digital IC Course Projects in Large Classes: Implementation,​ Evaluation, and Plagiarism Detection,"​ in IEEE Transactions on Education, 2022, doi: 10.1109/​TE.2022.3192624. ​
 +  * S. Ramprasath, M. Madhusudan et al., "​Analog/​Mixed-Signal Layout Optimization using Optimal Well Taps," //​International Symposium on Physical Design//, Virtual Event Canada, Apr. 2022. [[https://​dl.acm.org/​doi/​10.1145/​3505170.3506728|doi:​ 10.1145/​3505170.3506728]]
 +  * T. Dhar, S. Ramprasath et al., "A Charge Flow Formulation for Guiding Analog/​Mixed-Signal Placement,"​ //Design, Automation & Test in Europe Conference & Exhibition (DATE)//, Antwerp, Belgium, Mar. 2022. [[https://​doi.org/​10.23919/​DATE54114.2022.9774621|doi:​ 10.23919/​DATE54114.2022.9774621]]
    
 ===== 2021 ===== ===== 2021 =====
Line 441: Line 446:
  
 ====== Patents ====== ====== Patents ======
 +  * P. Yadav and S. Ramprasath, " Keep-through regions for handling end-of-line rules in routing,"​ US 11,586,796 B1, Feb. 21, 2023. [[https://​patents.google.com/​patent/​US11586796B1|US11586796B1]]
   * M. Bansal, M. McGowan, I. Mirea, Q. Khan, T. Stockstad, B. Walker and T. Sutton, "​Current measurments in switching regulators",​ US 9,755,518, September 5, 2017. [[https://​patents.google.com/​patent/​US9755518|US9755518B2]]   * M. Bansal, M. McGowan, I. Mirea, Q. Khan, T. Stockstad, B. Walker and T. Sutton, "​Current measurments in switching regulators",​ US 9,755,518, September 5, 2017. [[https://​patents.google.com/​patent/​US9755518|US9755518B2]]
   * M. Bansal, Q. Khan and C. Shi, "​Average current mode control of multi-phase switching power converters,"​ US 9,442,140, Sep. 13, 2016. [[https://​patents.google.com/​patent/​JP6185194B2/​en|JP6185194B2]]   * M. Bansal, Q. Khan and C. Shi, "​Average current mode control of multi-phase switching power converters,"​ US 9,442,140, Sep. 13, 2016. [[https://​patents.google.com/​patent/​JP6185194B2/​en|JP6185194B2]]