



A 6-b 1.3-Gsample/s A/D Converter in 0.35-m CMOS


IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 12, DECEMBER 2001



A 0.9-V 60-W 1-Bit Fourth-Order Delta-Sigma Modulator With 83-dB Dynamic Range
 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 2, FEBRUARY 2008




S. Pavan, N. Krishnapura, R. Pandarinathan, P. Sankar, "A Power Optimized Continuous-time Delta-Sigma Modulator for Audio Applications," IEEE Journal of Solid State Circuits, vol. 43, no. 2, pp. 351-360, Feb. 2008.




A 77-dB Dynamic Range, 7.5-MHz Hybrid Continuous-Time/Discrete-Time Cascaded 61 Modulator

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 4, APRIL 2008




40 MHz IF 1 MHz Bandwidth Two-Path Bandpass 61 Modulator With 72 dB DR Consuming 16 mW


GALDI et al.: 40 MHz IF 1 MHz BANDWIDTH TWO-PATH BANDPASS MODULATOR WITH 72 dB DR CONSUMING 16 mW



Y. Chiu, P. R. Gray, and B. Nikolic, "A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR," IEEE Journal of Solid-State Circuits, vol. 39, pp. 2139 - 2151, December 2004.





(a)



(b)

B. Min, P. Kim, F. W. Bowman III, D. M. Boisvert, and A. J. Aude, "A 69-mW 10-bit 80-MSample/s pipelined CMOS ADC," IEEE Journal of Solid-State Circuits, vol. 38, pp. 2031 - 2039, December 2003.





Exercise

- Compare the following latches wrt
 - Static power dissipation
 - Dynamic offset
 - Speed
 - Number of clock phases