# Pipelined Analog to Digital Converters IIT Madras 

## Nagendra Krishnapura

Department of Electrical Engineering<br>Indian Institute of Technology, Madras<br>Chennai, 600036, India

## 18 March 2009

## Motivation for multi step A/D conversion

- Flash converters:
- Area and power consumption increase exponentially with number of bits $N$
- Impractical beyond 7-8 bits.
- Multi step conversion-Coarse conversion followed by fine conversion
- Multi-step converters
- Subranging converters
- Multi step conversion takes more time
- Pipelining to increase sampling rate


## Two step A/D converter-basic operation



- Second $A / D$ quantizes the quantization error of first $A / D$
- Concatenate the bits from the two $A / D$ converters to form the final output


## Two step A/D converter-basic operation

- A/D1, DAC, and A/D2 have the same range $V_{\text {ref }}$
- Second $A / D$ quantizes the quantization error of first $A / D$
- Use a DAC and subtractor to determine residue $V_{q}$
- Amplify $V_{q}$ to full range of the second A/D
- Final output $n$ from $m, k$
- A/D1 output is $m$ (DAC output is $m / 2^{M} V_{\text {ref }}$ )
- A/D2 input is at $k^{\text {th }}$ transition $\left(k / 2^{k} V_{\text {ref }}\right)$
- $V_{\text {in }}=k / 2^{K} V_{\text {ref }} \times 1 / 2^{M}+m / 2^{M} V_{\text {ref }}$
- $V_{\text {in }}=\left(2^{K} m+k\right) / 2^{M+K} V_{\text {ref }}$
- Resolution $N=M+K$, output $\Rightarrow n=2^{K} m+k \Rightarrow$ Concatenate the bits from the two A/D converters to form the final output


## Two step A/D converter: Example with $M=3, K=2$




- Second $A / D$ quantizes the quantization error of first $A / D$
- Transitions of second $A / D$ lie between transitions of the first, creating finely spaced transition points for the overall A/D.


## Residue $V_{q}$



- $V_{q}$ vs. $V_{i n}$ : Discontinuous transfer curve
- Location of discontinuities: Transition points of A/D1
- Size of discontinuities: Step size of D/A
- Slope: unity


## Two step A/D converter—ideal A/D1




- A/D1 transitions exactly at integer multiples of $V_{\text {ref }} / 2^{M}$
- Quantization error $V_{q}$ limited to $\left(0, V_{r e f} / 2^{M}\right)$
- $2^{M} V_{q}$ exactly fits the range of $A / D 2$


## Two step A/D converter-M bit accurate A/D1




- A/D1 transitions in error by up to $V_{\text {ref }} / 2^{M+1}$
- Quantization error $V_{q}$ limited to $\left(-V_{r e f} / 2^{M+1}, 3 V_{r e f} / 2^{M+1}\right)$ —a range of $V_{\text {ref }} / 2^{M-1}$
- $2^{M} V_{q}$ overloads A/D2


## Two step A/D with digitial error correction (I)



- Reduce interstage gain to $2^{M-1}$
- Add $V_{r e f} / 2^{M+1}$ (0.5LSB1) offset to keep $V_{q}$ positive
- Subtract $2^{K-2}$ from digital output to compensate for the added offset
- Overall accuracy is $N=M+K-1$ bits; A/D1 contributes $M-1$ bits, A/D2 contributes $K$ bits; 1 bit redundancy
- Output $n=2^{K-1} m+k-2^{K-2}$


## Two step A/D with digitial error correction (I)—ldeal A/D1




- $2^{M-1} V_{q}$ varies from $V_{\text {ref }} / 4$ to $3 V_{\text {ref }} / 4$
- $2^{M-1} V_{q}$ outside this range implies errors in A/D1


## Two step A/D with digitial error correction (I)—M bit accurate A/D1




- $2^{M-1} V_{q}$ varies from 0 to $V_{\text {ref }}$
- A/D2 is not overloaded for up to 0.5 LSB errors in A/D1


## Two step A/D with digitial error correction (I)—M bit accurate A/D1

- A/D1 Transition shifted to the left
- $m$ greater than its ideal value by 1
- $k$ lesser than than its ideal value by $2^{K-1}$
- A/D output $n=2^{K-1} m+k-2^{K-2}$ doesn't change
- A/D1 Transition shifted to the right
- $m$ lesser than its ideal value by 1
- $k$ greater than than its ideal value by $2^{K-1}$
- A/D output $n=2^{K-1} m+k-2^{K-2}$ doesn't change
- 1 LSB error in $m$ can be corrected


## Two step A/D with digitial error correction (II)



- Reduce interstage gain to $2^{M-1}$
- Shift the transitions of $A / D 1$ to the right by $V_{\text {ref }} / 2^{M+1}$ (0.5LSB1) to keep $V_{q}$ positive
- Overall accuracy is $N=M+K-1$ bits; A/D1 contributes $M-1$ bits, A/D2 contributes $K$ bits; 1 bit redundancy
- Output $n=2^{K-1} m+k$, no digital subtraction required Rightarrow simpler digital logic


## Two step A/D with digitial error correction (II)—Ideal A/D1




- $2^{M-1} V_{q}$ varies from 0 to $3 V_{\text {ref }} / 4 ; V_{\text {ref }} / 4$ to $3 V_{\text {ref }} / 4$ except the first segment
- $2^{M-1} V_{q}$ outside this range implies errors in A/D1


## Two step A/D with digitial error correction (II)—M bit accurate A/D1




- $2^{M-1} V_{q}$ varies from 0 to $V_{\text {ref }}$
- A/D2 is not overloaded for up to 0.5 LSB errors in A/D1


## Two step A/D with digitial error correction (II)—M bit accurate A/D1

- A/D1 Transition shifted to the left
- $m$ greater than its ideal value by 1
- $k$ lesser than than its ideal value by $2^{K-1}$
- A/D output $n=2^{K-1} m+k$ doesn't change
- A/D1 Transition shifted to the right
- $m$ lesser than its ideal value by 1
- $k$ greater than than its ideal value by $2^{K-1}$
- A/D output $n=2^{K-1} m+k$ doesn't change
- 1 LSB error in $m$ can be corrected


## Two step A/D with digitial error correction (II-a)



- 0.5LSB ( $V_{\text {ref }} / 2^{M-1}$ ) shifts in A/D1 transitions can be tolerated
- If the last transition ( $V_{r e f}-V_{r e f} / 2^{M-1}$ ) shifts to the right by $V_{\text {ref }} / 2^{M-1}$, the transition is effectively nonexistent-Still the A/D output is correct
- Remove the last comparator $\Rightarrow M$ bit A/D1 has $2^{M}-2$ comparators set to
$1.5 V_{\text {ref }} / 2^{M}, 2.5 V_{\text {ref }} / 2^{M}, \ldots, V_{\text {ref }}-1.5 V_{\text {ref }} / 2^{M}$
- Reduced number of comparators


## Two step A/D with digitial error correction (IIa)—Ideal A/D1



- $2^{M-1} V_{q}$ varies from 0 to $V_{\text {ref }} ; V_{\text {ref }} / 4$ to $3 V_{\text {ref }} / 4$ except the first and last segments
- $2^{M-1} V_{q}$ outside this range implies errors in A/D1


## Two step A/D with digitial error correction (IIa)—M bit accurate A/D1




- $2^{M-1} V_{q}$ varies from 0 to $V_{\text {ref }}$
- A/D2 is not overloaded for up to 0.5 LSB errors in A/D1


## Two step A/D with digitial error correction (IIa)—M bit accurate A/D1

- A/D1 Transition shifted to the left
- $m$ greater than its ideal value by 1
- $k$ lesser than than its ideal value by $2^{K-1}$
- A/D output $n=2^{K-1} m+k$ doesn't change
- A/D1 Transition shifted to the right
- $m$ lesser than its ideal value by 1
- $k$ greater than than its ideal value by $2^{k-1}$
- A/D output $n=2^{K-1} m+k$ doesn't change
- 1 LSB error in $m$ can be corrected


## Multi step converters

- Two step architecture can be extended to multiple steps
- All stages except the last have their outputs digitally corrected from the following A/D output
- Number of effective bits in each stage is one less than the stage A/D resolution
- Accuracy of components in each stage depends on the accuracy of the A/D converter following it.
- Accuracy requirements less stringent down the pipeline, but optimizing every stage separately increases design effort
- Pipelined operation to obtain high sampling rates
- Last stage is not digitally corrected


## Multi step A/D converter



Analog path
Quantizer and residue generator


Digital path
Digital correction


- 4,4,4,3 bits for an effective resolution of 12 bits
- 3 effective bits per stage
- Digital outputs appropriately delayed before addition


## Multi step converter-tradeoffs

- Large number of stages, fewer bits per stage
- Fewer comparators, low accuracy-lower power consumption
- Larger number of amplifiers-power consumption increases
- Larger latency
- Fewer stages, more bits per stage
- More comparators, higher accuracy designs
- Smaller number of amplifiers-lower power consumption
- Smaller latency
- Typically 3-4 bits per stage easy to design


## 1.5b/stage pipelined A/D converter

- To resolve 1 effective bit per stage, you need $2^{2}-2$, i.e. two comparators per stage
- Two comparators result in a 1.5 bit conversion (3 levels)
- Using two comparators instead of three (required for a 2 bit converter in each stage) results in significant savings


## 1.5b/stage pipelined A/D converter



- Digital outputs appropriately delayed before addition


## Switched capacitor (SC) amplifier




$\phi_{1}$

- $\phi_{2}: C_{1}$ connected to ground; $C_{2}$ reset; reset switch provides dc negative feedback around the opamp
- $\phi_{1}$ : Input sampled on $C_{1} ; C_{2}$ in feedback
- $\phi_{2} \rightarrow \phi_{1}$ : Charge at virtual ground node is conserved $\Rightarrow V_{\text {out }}=-C_{1} / C_{2} V_{\text {in }}$


## Non inverting SC amplifier



$\phi_{2}$


- Change the phase of input sampling to invert the gain


## SC realization of DAC and amplifier


$\left(1-m / 2^{M}\right) C$
m : output of A/D1

- Pipelined A/D needs DAC, subtractor, and amplifier
- $V_{i n}$ sampled on $C$ in $\phi_{2}$ (positive gain)
- $V_{\text {ret }}$ sampled on $m / 2^{M} C$ in $\phi_{1}$ (negative gain).
- At the end of $\phi_{1}, V_{\text {out }}=2^{M-1}\left(V_{\text {in }}-m / 2^{M} V_{\text {ref }}\right)$


## SC realization of DAC and amplifier



- $m / 2^{M} C$ realized using a switched capacitor array controlled by A/D1 output


## Two stage converter timing and pipelining



## Two stage converter timing and pipelining

- $\phi_{1}$
- S/H holds the input $V_{i}[n]$ from the end of previous $\phi_{2}$
- A/D1 samples the output of S/H
- Amplifier samples the output of $S / H$ on $C$
- Opamp is reset
- $\phi_{2}$
- $\mathrm{S} / \mathrm{H}$ tracks the input
- A/D1 regenerates the digital value $m$
- Amplifier samples $V_{\text {ref }}$ of $\mathrm{S} / \mathrm{H}$ on $m / 2^{M} C$
- Opamp output settles to the amplified residue
- A/D2 samples the amplified residue
- $\phi_{2}$
- A/D2 regenerates the digital value $k$. $m$, delayed by $1 / 2$ clock cycle, can be added to this to obtain the final output
- S/H, A/D1, Amplifier function as before, but on the next sample $V_{i}[n+1]$
- In a multistep A/D, the phase of the second stage is reversed when compared to the first, phase of the third stage is the same as the first, and so on


## Effect of opamp offset



- $\phi_{2}: C_{1}$ is charged to $V_{\text {in }}-V_{\text {off }}$ instead of $V_{\text {in }} \Rightarrow$ input offset cancellation; no offset in voltage across $C_{2}$
- $\phi_{2}: V_{\text {out }}=-C_{1} / C_{2} V_{\text {in }}+V_{\text {off }}$; Unity gain for offset instead of $1+C_{1} / C_{2}$ (as in a continuous time amplifier)


## Correction of offset on $C_{2}$



- $\phi_{2}$ : Charge $C_{2}$ to the offset voltage instead of 0 V
- $\phi_{1}: V_{\text {out }}=-C_{1} / C_{2} V_{\text {in }}$; Offset completely cancelled


## Nonidealities

- Random mismatch: Capacitors must be large enough (relative matching $\alpha 1 / \sqrt{W L}$ to maintain DAC, amplifier accuracy
- Thermal noise: Capacitors must be large enough to limit noise well below 1 LSB. Opamp's input referred noise should be small enough.
- Opamp dc gain: Should be large enough to reduce amplifier's output error to $V_{\text {ref }} / 2^{K+1}$.
- Opamp bandwidth: Should be large enough for amplifier's output settling error to be less than $V_{\text {ref }} / 2^{K+1}$.


## Thermal noise in SC amplifiers



- Noise from switch resistances
- Noise from the amplifier-ignored


## Thermal noise in SC amplifiers

- $\phi_{2}$ :
- $R_{s w 1}: C_{1}$ has a voltage noise of variance $k T / C_{1}$
- $R_{\text {sw } 2}: C_{2}$ has a voltage noise of variance $k T / C_{2}$.
- $\phi_{1}$ :
- $R_{s w 1}$ : Its contribution in $\phi_{2}\left(k T / C_{1}\right)$ will be amplified to $k T / C_{1}\left(C_{1} / C_{2}\right)^{2}$
- $R_{s w 2}$ : Its contribution in $\phi_{2}\left(k T / C_{1}\right)$ will be held
- $R_{s w 3}$ : Results in a noise $k T / C_{1}$ on $C_{1}$ and $k T / C_{1}\left(C_{1} / C_{2}\right)^{2}$ at the output
- Total output noise: $k T / C_{2}\left(2 C_{1} / C_{2}+1\right) \approx 2 k T / C_{1}\left(C_{1} / C_{2}\right)^{2}$
- Input referred noise: $k T / C_{1}\left(2+C_{2} / C_{1}\right) \approx 2 k T / C_{1}$
- $C_{1}$ must be large enough to minimize the effects of thermal noise


## Op amp models



- Opamp has finite dc gain, predominantly first order rolloff, and many high frequency poles
- High frequency poles should be beyond the unity gain frequency of the feedback loop gain (not necessarily the opamp's open loop gain) for stability.
- Effect of dc gain and first order rolloff modeled separately for simnlicity


## Effect of opamp dc gain



- $\phi_{2}: V_{\text {out }}=V_{x}=0$
- $\phi_{1}: V_{\text {out }}=C_{1} / C_{2} \times 1 /\left[1+\left(1+C_{1} / C_{2}\right) / A_{0}\right] V_{\text {in }}$;
- Reduced dc gain in the amplifier
- Error should be smaller than $V_{r e f} / 2^{K+1} \Rightarrow$
$A_{0}>2^{M+K}+2^{K+1}-2^{M-1}-1$
- Approximately, $A_{0}>2^{M+K}, 2 /$ LSB of the overall converter


## Effect of finite unity gain frequency of the opamp



- $\phi_{2}: V_{\text {out }}(t)=V_{x}(t)=V_{\text {out }}(0) \exp \left(-\omega_{u} t\right)$
- Incomplete reset
- Worst case: $V_{\text {out }}(0)=V_{\text {ref }}$; Error smaller than $V_{\text {ref }} / 2^{K+1}$ at the $t=T_{s} / 2$
- $\omega_{u} \geq 2 \ln (2)(K+1) f_{s}$
- $p_{2,3, \ldots}>\omega_{u}$


## Effect of finite unity gain frequency of the opamp


finite dc gain model: $\mathrm{A}_{0}$
first order model: $\mathrm{A}_{0} /\left(1+\mathrm{s} / \omega_{\mathrm{d}}\right)$
integrator model: $\omega_{\mathrm{u}} / \mathrm{s}$ full model: $\mathrm{A}_{0} /\left(1+\mathrm{s} / \omega_{\mathrm{d}}\right)\left(1+\mathrm{s} / \mathrm{p}_{2}\right)\left(1+\mathrm{s} / \mathrm{p}_{3}\right) \ldots$


- $\phi_{1}: V_{\text {out }}(t)=$
$C_{1} / C_{2} V_{\text {in }}\left(1-\exp \left(-\omega_{u} \frac{C_{2}}{C_{1}+C_{2}} t\right)\right)+V_{\text {out }}(0) \exp \left(-\omega_{u} \frac{C_{2}}{C_{1}+C_{2}} t\right)$
- Incomplete settling of amplified residue $V_{q}$
- Worst case: $C_{1} / C_{2} V_{\text {in }}=V_{\text {ref }}$; Error smaller than $V_{\text {ref }} / 2^{K+1}$ at the $t=T_{s} / 2 ; V_{\text {out }}(0)=0$ after reset.
- $\omega_{u} /\left(1+2^{M-1}\right) \geq 2 \ln (2)(K+1) f_{s}\left(\omega_{u}\right.$ in rad/s, $f_{s}$ in Hz$)$
- $\omega_{u} /\left(1+2^{M-1}\right)$ is the unity loop gain frequency assuming no parasitics
- $p_{2,3, \ldots}>\omega_{u} /\left(1+2^{M-1}\right)$


## Effect of finite unity gain frequency of the opamp

- Depending on amplifier topology, reset and amplifying phases pose different constraints
- In our example, amplifying phase constraint is more stringent (loop gain in amplifying and reset phases are very different-better to have them close to each other)
- $\omega_{u}$ itself can depend on capacitive load(different for $\phi_{1}, \phi_{2}$ )
- Higher order poles $p_{2}, p_{3}, \ldots$ need to be placed above the unity loop gain frequency, not necessarily $\omega_{u}$


## Single stage opamp-transconductor



- $\phi_{2}$ : Capacitive load $=C_{1}$
- $\phi_{1}$ : Capacitive load $=C_{1} C_{2} /\left(C_{1}+C_{2}\right)$


## Single stage opamp-transconductor

Loop opened at opamp input


- Loop broken at the opamp input to evaluate loop gain
- $\phi_{2}$
- $V_{\text {out }}(s) / V_{t}(s)=g_{m} / s C_{1}$
- Opamp unity gain frequency $\omega_{u}=g_{m} / C_{1}$
- $V_{f}(s) / V_{t}(s)=g_{m} / s C_{1}$
- Unity loop gain frequency $\omega_{u, \text { loop }}=g_{m} / C_{1}$
- $\phi_{1}$
- $V_{\text {out }}(s) / V_{t}(s)=g_{m} / s\left(C_{1} C_{2} / C_{1}+C_{2}\right)$
- Opamp unity gain frequency $\omega_{u}=g_{m} /\left(C_{1} C_{2} / C_{1}+C_{2}\right)$
- $V_{f}(s) / V_{t}(s)=g_{m} / s C_{1}$
- Unity loop gain frequency $\omega_{u, \text { loop }}=g_{m} / C_{1}$


## Two step A/D: errors



- Model each error as an error voltage
- Determine $V_{\text {in }}[m]$ for which A/D1 changes from $m-1$ to $m$
- Determine $V_{i n}[m, k]$ for which A/D1 output is $m$ and A/D2 changes from $k-1$ to $k$
- Compare $V_{i n}[m, k]$ to corresponding ideal values to find the error


## Two step A/D: Residue amplifier gain error



- Amplified residue doesn't exercise all combinations of $m, k$
- Results in missing codes


## Two step A/D: Residue amplifier gain error

Ideally

$$
\frac{V_{i n}[m, k]}{V_{r e f}}=\frac{m 2^{K-1}+k}{2^{M+K-1}}
$$

With gain error

$$
\begin{aligned}
V_{i n}[m, k] & =\frac{m V_{r e f}}{2^{M}}+\frac{k V_{\text {ref }}}{2^{M+K-1}}(1+\delta) \\
\frac{V_{i n}[m, k]}{V_{r e f}} & =\frac{2^{K-1} m+k(1+\delta)}{2^{M+K-1}}
\end{aligned}
$$

- Digital represenatation of $V_{i n}[m, k]$ corresponds to an output of $2^{K-1} m+k(1+\delta)$
- $k$ must be digitally multiplied by $1+\delta$ before addition


## Two step A/D: Correction for gain error

- $k$ must be digitally multiplied by $1+\delta$ before adding it to $2^{K-1} m$
- $(1+\delta)$ of the form $1.00000 x x x_{2} \Rightarrow$ Wider multipliers necessary at each stage
- Although $D_{\text {out }}=2^{K-1} m+(1+\delta) k$ versus $V_{i n}[m, k]$ is linear, some combinations of $[m, k]$ are missing $\Rightarrow$ reduced effective resolution
- Effective resolution is smaller than $M+K-1$ and $K$ needs to be increased to preserve resolution
- If amplifier gain error varies from $\delta_{1}$ to $\delta_{2}$, calibrate for $\left(\delta_{1}+\delta_{2}\right) / 2$


## Multi step converter-opamp power consumption

- Opamp power consumption a large fraction of the converter power consumption
- Amplification only in one phase
- Successive stages operate in alternate phases
- Share the amplifiers between successive stages ([1])


## Multi step converter-with offset cancellation



## Multi step converter-no offset cancellation



## Multi step converter-Amplifier sharing



## Multi step converter

- First stage uses the opamp only in $\phi_{1}$
- Second stage uses the opamp only in $\phi_{2}$
- Use a single opamp
- Switch it to first stage in $\phi_{1}$
- Switch it to second stage in $\phi_{2}$
- Reduces power consumption
- Cannot correct for opamp offsets
- Memory effect because of charge storage at negative input of the opamp


## Multi step converter-Further optimization ([2])

- Alternate stages with more and fewer bits e.g. 3-1-3-1
- Optimized loading
- Use a two stage opamp for stage 1 (High gain)
- Use a single stage opamp for stage 2 (Low gain)


## Multi step converter-Further optimization ([2])

- Use a single two stage opamp
- Use both stages for stage 1 of the $A / D$
- Use only the second stage for stage 2 of the $A / D$
- Feedback capacitor in stage 2 of the A/D appears across the second stage of the opamp-Miller compensation capacitor
- Further Reduces power consumption
- Optimized realization in [2] achieves 12 bit resolution at $21 \mathrm{MS} / \mathrm{s}$ using 35 mW in $0.6 \mu \mathrm{~m}$ CMOS


## References

K. Nagaraj et al., "A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers", IEEE Journal of Solid-State Circuits, pp. 312-320, vol. 32, no. 3, March 1997.S. Kulhalli et al., "A 30mW 12b 21MSample/s pipelined CMOS ADC", 2002 IEEE International Solid State Conference, pp. 18.4, vol. I, pp. 248-249,492, vol. II.

