

Fixed Frequency Hysteretic Converter

EE5325 Power Management Integrated Circuits


Dr. Qadeer Ahmad Khan

Integrated Circuits and Systems Group
 Department of Electrical Engineering
 IIT Madras



Switching Converter Control Techniques


PWM Control



EE5325 Power Management Integrated Circuits
 Integrated Circuits and Systems Group, Department of EE, IIT Madras


Switching Converter Control Techniques

Hysteretic Control



$$F_{sw} = \frac{V_{IN} D(1-D) R_{ESR}}{\Delta V_H L + V_{in} R_{ESR} t_d}$$

$F_{sw} \rightarrow$ Variable



No compensation is required
No 1/10th BW limitation

No sampling delay

Fast transient response



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

PWM Vs. Hysteretic Control

Hysteretic Control

- No compensation needed 😊
- Fast transient response 😊
- Variable frequency ☹️

PWM Control

- Requires loop compensation ☹️
- Transient response limited by loop BW ☹️
- Fixed frequency operation 😊

Solution: Fixed frequency hysteretic control




EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

Ripple of a Fixed Frequency Converter

- Output voltage ripple is a function of duty cycle (D) for fixed frequency


$$V_{\text{ripple}} \propto D(1-D)$$



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

Frequency of Hysteretic Converter

- Limiting the ripple between fixed hysteresis window (ΔV_H) varies switching frequency



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

Fixed Frequency Hysteretic Control

- Two options to tune F_{sw} :

1. Tune loop delay, t_d
2. Tune hysteresis, ΔV_H

$$F_{sw} = \frac{V_{IN} D(1-D) R_{ESR}}{\Delta V_H L + V_{in} R_{ESR} t_d}$$




EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

Controlling t_d

- PLL tunes t_d such that $F_{sw} = F_{REF}$

$$F_{sw} = \frac{V_{IN} D(1-D) R_{ESR}}{\Delta V_H L + V_{in} R_{ESR} t_d}$$




Chung-Hsien Tso, et al. *IEEE Power Electronics Letters*, Sept. 2003.



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

Drawbacks of t_d Control

- Large t_d causes DC error
- Large t_d degrades transient response




EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

Controlling ΔV_H

- PLL tunes ΔV_H such that $F_{SW} = F_{REF}$

$$F_{sw} = \frac{V_{IN} D(1-D) R_{ESR}}{\Delta V_H L + V_{in} R_{ESR} t_d}$$




Y. Zheng, et al., *IEEE TVLSI*, Jun. 2011.



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

Drawbacks of ΔV_H Control


- Trade-off between accuracy and output ripple



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

Current Mode Hysteretic Converter

- Uses internal ripple by emulating inductor current in $R_F C_F$ filter
- Hysteresis (ΔV_H) and output ripple are independent




T. Nabeshima, et al, *IEEE Power Elect. Specialist Conf.*, 2004.



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

Drawbacks of CM Hysteretic Converter

- No dc feedback from output
- Poor load regulation due to r_L



For example: $I_O=1A$, $r_L=50m$, Voltage error = 50mV



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

Trade-offs in Voltage & Current Mode

Voltage Mode

$$F_{sw} = \frac{V_{IN} D(1-D) R_{ESR}}{\Delta V_H L + V_{IN} R_{ESR} t_d}$$

$$V_O = V_{REF}$$

- Good load regulation 😊
- Large output ripple ☹️

Current Mode

$$F_{sw} = \frac{V_{IN} D(1-D)}{\Delta V_H R_F C_F + V_{IN} t_d}$$

$$V_O = V_{REF} - I_O r_L$$


- Poor load regulation ☹️
- Small output ripple 😊

Solution: Hybrid Voltage and Current Mode Hysteretic Control



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

Hybrid Hysteretic Control



$$V_{FB} = \beta V_O + V_{RAMP}(ac)$$


VRL FRL

Q. Khan, et al, "A 900mA 93% Efficient 50uA Quiescent Current Fixed Frequency Hysteretic Buck Converter Using a Highly Digital Hybrid Voltage- and Current-mode Control," VSLI Symp., June 2012, Honolulu.



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras



Voltage Regulation Loop (VRL)





$$V_O = \left(1 + \frac{R_1}{R_2}\right) V_{REF}$$




EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras






Measured Results: F_{sw} Vs. V_o



EE5325 Power Management Integrated Circuits
 Integrated Circuits and Systems Group, Department of EE, IIT Madras


Measured Results: Clock Spectrum



EE5325 Power Management Integrated Circuits
 Integrated Circuits and Systems Group, Department of EE, IIT Madras

Measured Transient Response


$L=1.8\mu\text{H}$, $C=10\mu\text{F}$



EE5325 Power Management Integrated Circuits
 Integrated Circuits and Systems Group, Department of EE, IIT Madras

Measured Transient Response


$L=1.8\mu\text{H}$, $C=10\mu\text{F}$



EE5325 Power Management Integrated Circuits
 Integrated Circuits and Systems Group, Department of EE, IIT Madras


Measured Transient Response

$L=4.7\mu\text{H}$, $C=10\mu\text{F}$




EE5325 Power Management Integrated Circuits
 Integrated Circuits and Systems Group, Department of EE, IIT Madras

Measured Output Ripple



EE5325 Power Management Integrated Circuits
 Integrated Circuits and Systems Group, Department of EE, IIT Madras

Measured Efficiency



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

Performance Summary

Fabrication Process	130nm CMOS
Die size with Pad	2.13 mm ² (1.46mm x 1.46mm)
Active Area	0.713 mm ²
Input Supply Voltage (V_{in})	2.5V
Output Voltage Range (V_{out})	0.7V – 1.8V
Inductor	1.8 μ H – 4.7 μ H (DCR 50m Ω – 70m Ω)
Capacitor	10 μ F (ESR <20m Ω)
Total on-chip Capacitor	50pF
External Compensation Cap.	None
Load Current	350mA – 900mA
Efficiency	90% - 93% @ $I_{load} = 0.35A - 0.9A$
Switching Frequency	1 MHz
Switching Frequency Variation	0.1% - 0.5%
Load Regulation	< 2mV / A
Line Regulation	5mV/V @ $V_{out} = 1.2V$
Load Transient (0 \leftrightarrow 600mA) Undershoot/Overshoot/Settling Time	@ 1.2V, L=1.8 μ H, C=10 μ F 61mV/72mV < 10 μ s
Output Ripple Quotient/Switching Current (I_q)	5mV (p-p) 40 μ A



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras