





















































Fabrication Process	130nm CMOS
Die size with Pad	2.13 mm ² (1.46mm x 1.46mm)
Active Area	0.713 mm ²
Input Supply Voltage (Vin)	2.5V
Output Voltage Range (Vou) 0.7V – 1.8V
Inductor	1.8uH – 4.7uH (DCR 50mΩ – 70mΩ)
Capacitor	10uF (ESR <20mΩ)
Total on-chip Capacitor	50pF
External Compensation Ca	. None
Load Current	350mA – 900mA
Efficiency	90% - 93% @lload = 0.35A – 0.9A
Switching Frequency	1 MHz
Switching Frequency Variation	0.1% - 0.5%
Load Regulation	< 2mV / A
Line Regulation	5mV/V @ Vout = 1.2V
Load Transient (0 ↔ 600mA Undershoot/Overshoot/Set me	
Output Ripple Quotient/switching Current (Iq)	5mV (p-p) 40uA