


## Error Amplifier



- ① Bandwidth of op-amp should be high enough not to interfere with loop gain T.F.


Op-amp  $\omega_{gb} \geq 10 \times$  dc  $\omega_{c}$

$$A(s) = \frac{A_0}{1 + s/\omega_p}$$

- ② High frequency poles (outside  $\omega_{gb}$ ) in type-III compensator help in suppressing resonance which might occur due to internal poles of op-amp.
- ③ Any op-amp topologies can be used.


Delays associated with PWM modulation

Trailing edge



$$T_d = (1-D)T_{sw}$$

Leading Edge




$$T_d = D \cdot T_{sw}$$

## Pulse Skip Mode (PSM) & Pulse Frequency Modulation (PFM)

→ used in light load condition or when duty cycle is reduced

$D_{min} \rightarrow T_{on-min}$




$$T_{on-min} = 50 \mu s$$

$$D_{min} = 5\%$$

To operate at below 5% duty cycle,  $T_{off}$  must be increased.

One way is to reduce the switching freq. while keeping  $T_{on}$  fixed at  $T_{on-min}$ .



For higher resolution

10 Digits: 0

9 Digits: 0

8 Digits: 0

1

1

Digits: 0

Digits: 2 0%

" : 3 0%

" :

10 0 0%

FSM  $\rightarrow$  digital way of implementing FSM.

FSM  $\rightarrow$  instead of VLSI controller the duty cycle, it controls only Toff.

$$T_{off} \rightarrow \frac{1}{I_{load}}$$

