




PWM Modulator






- ① Ramp generator / oscillator
- ② Comparator.

Ramp Generator




$$I_{\text{ramp}} = \frac{C_{\text{ramp}} V_{\text{in}}}{T_{\text{sw}}} \Rightarrow V_{\text{in}} = \frac{I_{\text{ramp}} T_{\text{sw}}}{C_{\text{ramp}}}$$

$$V_{\text{in}} = \frac{I_{\text{ramp}}}{C_{\text{ramp}} F_{\text{sw}}}$$





Leading Edge



Dead Edge Modulator


For small V_{in} ($< \frac{1}{10} V_{dd}$)







Any mismatch between top & bottom widths will get integrated and V_{ramp} will saturate.

Ramp wave generator




2nd stage of error amplifier



$V_{in} = 4V$

$V_{dd} = 1.8V$

keeping common mode voltage of $V_{cm} = V_{dd}/2$ ensures enough headroom for both NMOS & PMOS to keep them in saturation for entire duty cycle range (0-100%)



Shifting the common mode of single edge modulator.

