

Lecture-44

EE5325 Power Management Integrated Circuits

Dr. Qadeer Ahmad Khan

Integrated Circuits and Systems Group
Department of Electrical Engineering
IIT Madras





EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

1

DC-DC Converter Wish List

- **High Power Density**
 - Higher efficiency to reduce heat dissipation
 - Smaller passive components to reduce board space
 - Shrinking die size by innovative controller and integrating more features on single PMIC
- **Stable Supply**
 - High performance controller design




EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

2

Technology Trends in PMIC

- Scaling semiconductor process technology


- Higher speed Power FETs
- Smaller Size



$0.5\mu\text{m} \rightarrow 0.35\mu\text{m} \rightarrow 0.18\mu\text{m}$

- Low parasitic packaging technologies (WLP, BGA)


- Smaller Parasitic



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

3

PMIC vs Passive Size



External Passive components (L and C) occupy 2/3rd of the total power module size



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras


4

Passive Size Reduction


- Output ripple is a function of inductor (L), capacitor (C) and switching frequency (F_{SW})

$$\Delta V_o = \frac{V_{IN} D(1-D)}{8F_{SW}^2 LC_o}$$

- Doubling switching frequency reduces passive components by 4x for the same output ripple




Limitations of Analog Controller



- PID Compensator**
 - Area/power inefficient
- Error Amplifier (EA)**
 - Bandwidth limits transient response
- Ramp Generator**
 - Limits switching frequency
- PWM Comparator**
 - Delay limits output range



Limitations of Analog Controller




- **PID Compensator**
 - Area/power inefficient
- **Error Amplifier (EA)**
 - Bandwidth limits transient response
- **Ramp Generator**
 - Limits switching frequency
- **PWM Comparator**
 - Delay limits output range

Significant power penalty at high F_{SW}




Digital Controller Design Challenges



- **Small controller area at low F_{SW}**
- **Non-linear loop dynamics**
 - Steady state is a bounded limit cycle \rightarrow large ripple
- **ADC res. > reg. accuracy**
 - 0.1% accuracy \rightarrow 10bit
- **DPWM res. \approx inverter delay**
 - Large area and power
- **$F_{CLK} \gg F_{SW}$**



Digital Controller Design Challenges




- Small controller area at low F_{sw}
- Non-linear loop dynamics
 - Steady state is a bounded limit cycle \rightarrow large ripple
- ADC res. > reg. accuracy
 - 0.1% accuracy \rightarrow 10bit
- DPWM res. \approx inverter delay
 - Large area and power
- $F_{CLK} \gg F_{SW}$

Significant power & area penalty at high F_{SW}




Time Based Controlled DC-DC Converter



- Preserves benefits of both analog (low power, high accuracy) and digital (process scaling, low voltage operation, area efficient) without using any A/D or error amplifier
- Implicit PWM generation \rightarrow Eliminates PWM modulator hence minimum delay




Time Based Controlled DC-DC Converter



- Preserves benefits of both analog (low power, high accuracy) and digital (process scaling, low voltage operation, area efficient) without using any A/D or error amplifier
- Implicit PWM generation → Eliminates PWM modulator hence minimum delay




VCO as Time-based Integrator



VCO acts as an ideal V-to- Φ integrator




VCO Behavior in Time Domain



$$\Phi_{DOUT} - \Phi_{CLKREF} = K_{VCO} \int_0^t V_{IN}(\tau) d\tau$$

$$D_{OUT} = \frac{\Phi_{DOUT} - \Phi_{CLKREF}}{2\pi}$$



$$D_{OUT} = \frac{K_{VCO}}{2\pi} \int_0^t V_{IN}(\tau) d\tau$$



Example of Phase Accumulation

$f_o = 10\text{MHz}$ (free running frequency of VCO)
Or $\omega_o = 2\pi \cdot 10\text{MHz}$
 $K_{VCO} = 2\pi \text{Mrad/s/V}$



Then phase difference will become 2π every 10^{th} cycle of the clock



Opamp-RC vs Time Based Integrator


Voltage Based Integrator

- Input voltage is integrated as voltage
- Integral Gain = $1/RC$




Time Based Integrator

- Input voltage is integrated as phase (time) by VCO
- Integral Gain = K_{VCO}



Buck w/ Time-based Type-I Controller



- Acts as a Frequency Locked Loop, FLL
- In steady state : $f_{FVCO} = f_{RVCO} \Rightarrow V_O = V_{REF} = D \cdot V_{IN}$



Time Based PID Controller




Need 3 functions to realize time based PID compensator:

1. Time based Integrator \rightarrow VCO
2. Time based Proportional (Gain) \rightarrow ?
3. Time based Differentiator \rightarrow ?




Time-based Proportional Control



VCDL acts as an ideal V-to- Φ converter




Time-based Differentiator



H.P. filter + VCDL acts as an ideal V-to- Φ differentiator




Buck Converter with T-PID Controller



- Integral gain $\rightarrow K_{VCO}$ of FVCO
- Proportional gain $\rightarrow K_{VCDL}$ of VCDL₁
- Derivative gain $\rightarrow R_D C_D$ and K_{VCDL} of VCDL₂



Mapping V-PID to T-PID (1)




Ignoring w_p and simplifying

$$K_I^V = G \cdot w_{z1}$$



Mapping V-PID to T-PID (1)



Ignoring w_p and simplifying

$$K_I^V = G \cdot w_{z1}$$


Proportional

Integral

Derivative



Circuit Implementation




- Phase detector is implemented with SR latch
- Fully differential control eliminates reference clock
- Shared VCDL for proportional and derivative control



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

25

Prototype Buck Converter in 180nm CMOS




- "A 10–25 MHz, 600 mA buck converter using time-based PID compensator with 2μA/MHz quiescent current, 94% peak efficiency, and 1MHz BW," *Symposium on VLSI Circuits (VLSIC), June 2014*.
- "High frequency buck converter design using time-based control techniques," *IEEE JSSC, Apr. 2015*.



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

26


Steady-State Waveforms ($V_O = 1V$)



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

27


Load Transient Response



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

28


Oscillator Frequency Spectra



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

29

Efficiency vs. Output Current



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

30

Performance Summary

Publication	ISSCC 2014	This Work
Control Loop	Voltage mode PID	Time based PID
Process	0.13 μ m CMOS	0.18 μ m CMOS
Supply Voltage	3.3V	1.8V
Output Voltage	0.37V – 2.85V	0.6V – 1.5V
F _{sw}	10MHz(30MHz)	11-15MHz
L / C	330nH/3.3 μ F (1 μ F)	220nH/4.7 μ F
Max. Load Current	1.5A@V _o =2.4V	600mA
Settling Time	n/a	3.5 μ s
Output Ripple	n/a	3.5mV
Controller Current	n/a	23 μ A@11MHz
Peak Efficiency	91.8%(86.6%)	94%@V _o =1V
Active Area	n/a	0.24mm ²




EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

31

Application in Multi-Phase


- Since VCOs come inherently with multiple phases, different phases from VCOs can be tapped
- All phases use common integrator (VCO) but separate VCDLs



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras

32

30-70MHz 4-Phase Time-Based Buck



	This Work	JSSC '05 Hazucha	JSSC '09 P. Li	VLSI '14 Harish
Process	65nm CMOS	90nm CMOS	0.5μm CMOS	22nm CMOS
Control	T-PID PWM	Hysteretic	Hysteretic	Digital PWM
Synchronization	MPG	Injection	DLL	DPWM
Number of Phases	4	4	4	4
Input Supply [V]	1.8	1.2/1.4	4-5	1.5
Output Voltage [V]	0.6-1.5	0.9/1.1	0.86-3.93	1
F _{sw} [MHz]	30-70	233	25-70	500
Inductance [nH]	90	2.5	110-220	1.5
Capacitance [nF]	470	6.8	8-190	10
Load Current [A]	0.8	0.3/0.4	1	N/A
Controller Current	90μA@30MHz	N/A	N/A	N/A
Peak Efficiency [%]	87@V _O =1V	83.2/84.5	83@V _O =3.3V	68@V _O =1V
Power Density [W/mm ²]	2.5	1.93/3.14	1.2	N/A

- A 1.8V 30-to-70MHz 87% Peak Efficiency 0.32mm² 4-Phase Time-Based Buck Converter Consuming 3uA/MHz Quiescent Current in 65nm CMOS, " *ISSCC-2015*.
- A 4-phase 30-70 MHz switching frequency buck converter using a time-based compensator," *IEEE JSSC, Dec. 2015*



EE5325 Power Management Integrated Circuits
Integrated Circuits and Systems Group, Department of EE, IIT Madras