



Noise in DC-DC



$$V_L = L \frac{di}{dt}$$

$$L = 1\mu H, dt = 1ns$$

$$di = 1A$$

$$V_L = 1V$$

High di/dt path $\rightarrow$ minimize parasitic L

High dv/dt $\rightarrow$ reduce parasitic C

Layout Guidelines

