




# Digital LDO



## Advantages:

- # Smaller area
  - no error amp
  - no compensation capacitor


- # Low  $I_Q$ 
  - ADC can be built using 1 or 2 comparators with much lower current.



Vout never settles → limit cycle oscillations

single bit ADC  
(output never settles)


$$y(n) = y(n-1) + x(n)$$



# Limit Cycle


# Limit cycle oscillation can be reduced by ensuring small loop delay  $\Rightarrow$  RC time constant at output should be  $\frac{1}{5}T_u$  or smaller than update rate of accumulator.

# oscillation around  $V_{out}$  ( $\pm 1LSB$ ) can be removed by using more than 2 levels in ADC.




Resolution of power stage (pass element) should be higher than ADC  
 (change in  $V_{fb}$  due to  $\pm 1LSB$  of pass element should be  $< \Delta V$ )


# Using D/A Converter



PSRR is not good.



PSRR is improved



# Hybrid LDO

