



# Digital LDO



Advantages:


# Smaller area

- no error amp

- no compensation capacitor

# Low  $I_Q$

- ADC can be built using 1 or 2 comparators with much lower cut off.




limited resolution

$V_{out}$

$V_{out}$  never settles  $\rightarrow$  limit cycle  
or oscillations

single bit ADC  
(output never settles)


$$y(n) = \underline{y(n-1)} + x(n)$$



# Limit Cycle


# Limit cycle oscillation can be reduced by ensuring small loop delay  $\Rightarrow$  RC time constant at output should be  $\frac{1}{5}$   $\tau_a$  or smaller than update rate of accumulator.

# oscillation around  $V_{ref}$  ( $\pm \Delta V$ ) can be removed by using more than 2 levels in ADC.





Resolution of power stage (pass element)  
Should be higher than ADC  
(change in  $V_{fb}$  due to  $\pm L\omega_3$  of pass element  
should be  $< \Delta V$ )

# Using D/A Converter



$P_{SRR}$  is not good.



# Hybrid LDO

