



## PMOS vs NMOS LDOs



$$V_{out} = \left(1 + \frac{R_1}{R_2}\right) V_{ref}$$

- # Increased drop-out - bad
- # Reduced  $R_{out}$  - good
- # PSRR is good - good
- # Lower loop gain = AEA
- # smaller area


# Increased drop-out



$$\begin{aligned} V_{in} &= 1.5V \\ V_{out} &= 1.2V \\ V_{th} &= 500mV \\ V_{od} &= 100mV \end{aligned}$$

$$\begin{aligned} V_{gate} &= V_{out} + V_{gs} \\ &= V_{out} + V_{th} + V_{od} \\ &= 1.2 + 500mV + 100mV \\ &= 1.8V \end{aligned}$$

# PMOS vs NMOS LDOs



$$V_{out} = \frac{R_2}{R_1 + R_2} V_{in}$$





$$\mu_n > \mu_p \approx 2\times$$


## # Better PSRR

PMOS LDO has  $\mu_n \cdot V_{in}$  path due to  $V_{gs}$  and  $r_{op}$  path.

NMOS LDO has only  $r_{on}$  path.




## # Reduced Rout




# LDO with Flipped Source Follower

pmos source follower  
 $\Rightarrow$  output current is limited  
 to  $I_{bias}$ .



good for current sink  
 not source.



Flipped source  
 Follower

Good for sourcing  
 current.

$$R_{out} = \frac{1}{g_{m1} \times g_{m2} \times R_1}$$


Similar characteristics  
 as pmos LDO with  
 much lower  $R_{out}$

# Current Limit and Short Circuit Protection

## Current Limit



# Protection from high current

# short circuit protection




## Short circuit protection


① Turn off PMOS




# Current Limit and Short Circuit Protection



$$I_{\text{limit}} = 25-30\% \text{ of max } I_{\text{load}}$$



## Foldback current limit



Power dissipation in PMOS

$$= (V_{in} - V_{out}) I_{out}$$

↘ = 0 when SC

# Current Limit and Short Circuit Protection

