



23/9/2020



Lecture 29



Small signal gain

$$\frac{v_o}{v_i} = \frac{-(g_{m1} + g_{m2})}{g_{ds1} + g_{ds2}}$$
$$= -(g_{m1} + g_{m2}) (r_{ds1} \parallel r_{ds2})$$

Biasing of CMOS inv.



* Assume $V_B \sim V_{DD}/2$


i.e. PMOS \sim NMOS except for $\mu_p \sim 3\mu_n$

$$\left(\frac{W}{L}\right)_p \sim 3 \left(\frac{W}{L}\right)_n$$


* Negative f.b. biasing

→ Drain to Gate f.b. using a current source & resistor



Original
CSA






← get gain
from this
device




signal portion





Swing limits of CMOS Inv.

PMOS triode limit:



$$V_{Dp} = V_{Ap} + V_{Tp}$$

v_o — V_p
 v_o — V_n

PMOS triode limit


$$V_p = V_{B0} + V_{Tp}$$

NMOS triode limit


$$V_{Dn} = V_{An} - V_{Tn} \Rightarrow V_n = V_{B0} - V_{Tn}$$

HW

— accurate swing limit calculation for inv.



npn
BJT



pnp BJT

