ANALOG SYSTEMS : PROBLEM SET 3

Problem 1



Figure 1: (a) Simplified equivalent circuit of a VCVS, with a large A. (b) The VCVS embedded in a negative feedback loop.

In class, we saw how a VCVS with a large but imprecise gain can be embedded inside a negative feedback loop to realize a VCVS with a stable gain. It turns out that in practice, the imprecise VCVS, shown in Fig. 1(a), is not all that ideal – its input resistance is finite, and its output resistance is non-zero. The symbol for the imprecise VCVS is also shown in Fig. 1(a). It is realized to make the VCVS shown in Fig. 1(b). If $A = \infty$, $v_o/v_i = n$.

Determine the input resistance, gain and output resistance of the VCVS of Fig. 1(b) in terms of A, r_i, r_o, R and n.

Evaluate the quantities above under the following limiting conditions.

a. Input resistance and gain when $r_o = 0$.

b. Output resistance and gain when $r_i = \infty$.

c. $A \to \infty$.

Problem 2



Figure 2: (a) Simplified equivalent circuit of a VCCS, with a large G_m. (b) The VCCS embedded in a negative feedback loop.

Rather than use a VCVS with a large (but uncertain) gain, this problem attempts to use a VCCS with a large (but uncertain) transconductance G_m. Further, the imprecise VCCS, shown in Fig. 2(a), is not all that ideal – its input and output resistances are finite. For simplicity, we use the same symbol for the imprecise VCCS as in Fig. 1(a). It is realized to make the VCVS shown in Fig. 2(b). What is v_o/v_i when $G_m = \infty$?

Determine the input resistance, gain and output resistance of the VCVS of Fig. 2(b) in terms of G_m, r_i, r_o, R and n.

Evaluate the quantities above under the following limiting conditions.

a. Input resistance and gain when $r_o = \infty$.

b. Output resistance and gain when $r_i = \infty$.

c. $A \to \infty$.

Problem 3



Design the circuit shown in figure (a) and (b) in LTSpice and perform following simulations:

a. Configure the VCVS shown in figure (a) for gain, A_o=5 (G_m=1mS, r_o=5k) and A_o=10 (G_m=5mS r_o=2kΩ). Give a sinusoidal input of 1V amplitude at input v_e, observe the output voltage across *ro*) and verify that gain (v_o/v_e) is same as $G_m r_o$.
b. Connect a load resistance R_L=1kΩ at v_o (in parallel with r_o) and repeat exercise in a. Comment on the effect of R_L on the gain.
c. Configure the VCVS of figure (a) in negative feedback as shown in figure (b) with following parameters and analyze the gain (v_o/v_i) by giving sinusoidal input of 1V amplitude at input v_i and observe the feedback voltage v_{fb} and output v_o. Compare the results with analysis performed in a. and b. Determine the effect of VCVS gain ($A_o=G_m r_o$) and *n* on the closed loop gain (v_o/v_i).
    i. G_m=2mS, *ro*=10k, *R*=1MΩ, *n*=2
    ii. G_m=2mS, *ro*=50k, *R*=1MΩ, *n*=5
    iii. G_m=1mS, *ro*=200k, *R*=1MΩ, *n*=2
    iv. G_m=1mS, *ro*=100k, *R*=1MΩ, *n*=10
    v. G_m=10mS, *ro*=100k, *R*=1MΩ, *n*=10



Figure 4: Circuit for problem 4



Figure 5: Circuit for problem 5

Problem 4

Fig. 4 shows an inverting amplifier. The opamp has a gain $A(s) = A_0/(1 + s/p_1)(1 + s/p_2)$ where $A_0 = 20000$, $p_1 = 1$ krad/s, $p_2 = 10$ Mrad/s. C_p is a parasitic capacitor.

- What is the phase margin of the system with $C_p = 0$?
- What is the closed loop bandwidth of the system? (Calculate this from (a) Unity loop gain frequency, (b) Natural frequency of the second order system, and (c) Exact calculation-computing the frequency at which the gain magnitude drops to $1/\sqrt{2}$ times the dc gain.; Compare the estimates so obtained)
- What is the value of C_p for which the circuit becomes unstable?
- With C_p being the value calculated in the previous part, can you change the circuit so that the phase margin is 60° without changing the opamp or the closed-loop dc gain V_o/V_i?

Problem 5

Fig. 5 shows a transimpedance amplifier. The opamp has a frequency independent gain A_0. The feedback resistor R has a parasitic capacitor C. C is distributed across the length of the resistor and should be modeled as shown in Fig. 2(b) where the infinite number of infinitesimal ΔR and ΔC sum up to R and C respectively. This cannot be analyzed easily, so we model it as shown in Fig. 2(c), (d), or (e). Analyze each case and comment on the effect of A_0 on stability or damping. (In addition to stability, this problem also tells you something about oversimplified models).



Figure 6: Circuit for problem 6

Problem 6

Fig. 6 shows the internal schematic of an opamp. This opamp is used to realize a unity gain, non-inverting amplifier.

- What is the phase margin?
- Connect a capacitor across one of the existing capacitors inside the opamp so that the phase margin is 60°.

Repeat the above if the opamp is used to realize an inverting amplifier of gain -4.