# **Design of a Thermocouple Signal Conditioner**

A THESIS

submitted by

## **DEEPA DEVENDRAN**

for the award of the degree

of

## **MASTER OF SCIENCE**

(by Research)



Department Of Electrical Engineering Indian Institute of Technology Madras, India March 2010

# CERTIFICATE

This is to certify that the thesis titled **Design of a Thermocouple Signal Conditioner**, submitted by **Deepa Devendran**, to the Indian Institute of Technology Madras, for the award of the degree of **Master of Science**, is a bona fide record of the work done by her under my supervision. The contents of this thesis, in full or in parts, have not been submitted to any other Institute or University for the award of any degree or diploma.

### Dr. Nagendra Krishnapura

Advisor, Assistant Professor, Dept. of Electrical Engineering, IIT-Madras, 600 036

Place: Chennai Date: 30 March 2010

# ACKNOWLEDGEMENTS

This humble work of mine would not have been possible without the very many good people around me. I would like to first thank Prof. Nitin Chandrachoodan, who provided me the opportunity to work in the field i wanted to which led me to my current advisor Prof. Nagendra Krishnapura. He made me learn things the hard way but it has given me sustenance and a broader perspective of things. He revolutionized teaching with technology. His courses were interestingly exhaustive. I extend my warm gratitude and thank him for his timely support and guidance.

Analog design is an art and the foundation for this was laid out to me by many teachers. Prof. Karmalkar is one teacher who can explain any complex nuances of semiconductor physics in simple english. I also learnt a great deal of circuits at the system level from Prof. Shanti Pavan by attending his courses on filter theory and data conversion circuits.

I sought the help of many people for the completion of my thesis. I thank Jagaveer Kumar for helping me with the PCB design of my test board. I am also thankful to Prof. Jayasankar and Elampoornan for providing me their high precision picoammeter. Prof. Bharath Bhikkaji took keen interest in my work and also lended me his Spectrum Analyzer to test my amplifier. I extend my gratitude to Prof. Michiel Pertijs who clarified my doubts and queries on mail and as well provided me with valuable insight that was helpful during the course of testing.

I also had a very good set of lab mates who also guided me. Reddy Karthikeyan made me feel like i was one among their group and helped me a lot in the initial days. Murali helped me a great deal with analog circuit design and also kept me buoyant whenever i hit an emotional low. Prabu Sankar was exceptionally helpful, for he has kept monitoring my work all the while and has advised me on many occasions. Shankar was a computer wizard and was responsible for seamless computing facilities in the lab. Many thanks to him for taking time to proof read my thesis.

My life at IIT would have been very remorseful if it was not for my friends. Guhapriya and Rohit are two such friends who have made my stay joyful and boosted my confidence whenever i felt low. I am very grateful for their kind support. I also enjoyed the company of Srikanthan for i had a lot of technical and philosophical discourses with him. I should also thank Ranjitha, Samaja, Srimathy and Arun Tejasvi for making my hostel life cherishable.

I could not have come this far without the assistance of my family. I am gifted with very understanding parents and a supportive brother. I sincerely thank them and pray almighty for their well being.

# ABSTRACT

This thesis describes the design of a low noise, low offset amplifier using chopper stabilization. Low-offset amplifiers are widely used in measurement systems. Typical applications include strain gauges, thermocouples, photodiodes etc. In CMOS process, offset and 1/f noise are primary bottlenecks that severely limit the accuracy and dynamic range of such amplifiers. Chopping is used to modulate the offset and 1/f noise to higher frequencies after which it can be easily filtered out, providing continuous offset reduction.

An illustrative CMOS prototype of a chopper stabilized amplifier in a  $0.18 \,\mu\text{m}$ process is presented which achieves an input referred noise of  $1 \,\mu\text{V}$  in 1 Hz to 1 kHz bandwidth. It consumes  $0.65 \,\text{mW}$  of power and occupies  $0.215 \,\text{mm}^2$  of area.

The offset after chopping is not zero since the mismatch between the cascode devices in the first stage opamp is not chopped. Also the residual offset drifts with time and temperature. This is corrected using nested chopping which employs two levels of chopping wherein lower and more stable residual offsets can be attained.

Finally a full system design required to measure signal from a K type thermocouple is illustrated. This involves the design of a chopper amplifier, a cold junction compensation buffer, an oscillator and finally an output differential to single ended converter. The integrated circuit designed in  $0.35 \,\mu\text{m}$  CMOS process has an output sensitivity of  $2 \,\text{mV}/^{\circ}$ C. The chopper amplifier, CJC buffer and output differential to single ended converter consumes  $1.98 \,\text{mW}$ ,  $2 \,\text{mW}$  and  $1.935 \,\text{mW}$  of power respectively. The thermocouple signal conditioning block consumes around  $6 \,\text{mW}$  occupying  $1 \,\text{mm}^2$  of area.

# TABLE OF CONTENTS

A	CKN	OWLEDGEMENTS	i
A	BST	RACT	ii
Ll	IST (	OF TABLES	v
Ll	IST (	OF FIGURES	vi
A	BBR	EVIATIONS	ix
1	Intr	roduction	1
	1.1	Thermocouple Principle	2
		1.1.1 Cold Junction compensation	3
	1.2	Organization	6
<b>2</b>	Circ	cuit Imperfections & Cancellation Techniques	7
	2.1	Autozeroing	7
	2.2	Chopper Stabilization	10
		2.2.1 Chopping Architecture	13
	2.3	Simulation of Time Varying Circuits	17
		2.3.1 Noise Analysis	17
3	Des	ign of the Three-Stage amplifier	<b>21</b>
	3.1	Nested Miller Compensated Amplifier	22
		3.1.1 Determining the values of the Miller capacitors	24
	3.2	Design details	26
	3.3	Simulation Results	28
		3.3.1 Frequency Response	28
		3.3.2 Noise	28
		3.3.3 Offset	30

			3.3.3.1	Resistor Mismatch	. 32
		3.3.4	Performa	nce Summary	. 33
4	Mea	asurem	ent Resu	lts	35
	4.1	Design	of Test be	pard	. 35
	4.2	Measu	rement of	Gain	. 35
	4.3	Measu	rement of	Offset	. 36
		4.3.1	Analysis	of Offset results	. 37
		4.3.2	Transistor	r Mismatch Offset	. 37
			4.3.2.1	Switch Mismatch Offset	. 39
	4.4	Measu	rement of	Noise	. 40
	4.5	Inferer	nce		. 43
<b>5</b>	The	rmoco	uple Sign	al Conditioner	44
	5.1	Chopp	er Amplifi	er	. 44
		5.1.1	Nested C	hopping	. 47
	5.2	Oscilla	tor		. 51
		5.2.1	Design de	etails	. 52
	5.3	CJC E	Suffer		. 53
		5.3.1	Design de	etails	. 54
	5.4	Differe	ential to Si	ngle ended converter	. 58
		5.4.1	Design de	etails	. 59
	5.5	Integra	ated Struct	ture	. 59
6	Con	clusio	ns		64
$\mathbf{A}$	Nois	se Red	uction du	ie to Autozeroing	66
В	Rela	axatior	n Oscillat	or	68
С	Pin	Detail	s of the (	Chopper Amplifier Chip	70
D	Pin	Detail	s of the 7	Fhermocouple Signal Conditioner Chip	72

# LIST OF TABLES

2.1	Integrated amplifier noise $(1 \text{ Hz} - 1.024 \text{ kHz})$	20
3.1	Integrated input referred noise of the amplifier (1 Hz - 1 kHz) $\ . \ . \ .$	30
3.2	Opamp parameters	34
4.1	Offset measurements	36
4.2	Calculation of offset voltage	41
4.3	Output integrated noise of the amplifier	41
4.4	Consolidated results	43
5.1	Offset Voltages of first stage opamp	45
5.2	NMC opamp parameters	50
5.3	Corner simulation result of the CJC buffer	58
5.4	DE-SE characteristics	59
5.5	Frequency control in the oscillator	62
5.6	Gain control of the CJC buffer	62
5.7	Simulated result of the integrated design	63
C.1	Functionality of pins of chopper amplifier chip	71
D.1	Chopper Amplifier Pin Details	72
D.2	CJC Buffer Pin Details	72
D.3	DE-SE Pin Details	74
D.4	Integrated Structure Pin Details	74

# LIST OF FIGURES

1.1	CJC Principle	3
1.2	Thermocouple measurement system	5
2.3	Continuous time autozeroing	9
2.4	Chopper stabilization principle	11
2.5	Waveforms appearing across the chopper amplifier for a DC input $% \mathcal{A}$ .	11
2.6	Chopper stabilization principle in frequency domain	12
2.7	Chopper modulator	13
2.8	Chopper stabilized amplifier : Configuration 1 $\ldots \ldots \ldots \ldots$	14
2.9	Chopper stabilized amplifier : Configuration 2 $\ldots \ldots \ldots$	15
2.10	Schematic showing the placement of choppers within an opamp $\ . \ .$	16
2.11	Comparison of noise in chopper stabilization and autozeroing	18
2.12	Generation of $1/f$ noise for chopping $\ldots \ldots \ldots \ldots \ldots \ldots \ldots$	18
2.13	Comparison between SpectreRF and Matlab model for the calcula-	
	tion of noise	19
3.2	Small signal equivalent of the three-stage amplifier	23
3.3	Bode plot showing the movement of poles for Nested Miller com-	
	pensation	23
3.4	Three-stage NMC fully differential opamp	26
3.5	Common mode feedback scheme	27
3.6	Three-stage NMC opamp circuit	29
3.7	Circuit details of the CMFB opamp	30
3.8	Frequency Response of the three-stage NMC opamp	31
3.9	Comparison of noise spectral density $\ldots \ldots \ldots \ldots \ldots \ldots$	32
3.10	Chopper amplifier layout	34
4.1	Block level representation of the test set-up $\ \ldots \ \ldots \ \ldots \ \ldots$	35
4.2	Test board	36

4.3	Opamp structure in the two clock phases	38
4.4	Offset due to $Vos_{12}$	38
4.5	Offset due to $Vos_{34}$	39
4.6	Offset due to chopper switches	40
4.7	Noise measured at the output of the amplifier before and after chop-	
	ping	42
4.8	Close up view of measured noise before and after chopping $\ . \ . \ .$	42
5.1	Three-stage NMC opamp circuit in $0.35\mu\mathrm{m}$ technology	46
5.2	Magnitude and phase frequency response of the NMC opamp	47
5.3	Principle of nested chopping	48
5.4	Possible location of outer choppers in NMC opamp	48
5.5	Input referred noise spectral density of the NMC opamp $\ . \ . \ .$ .	50
5.6	Histogram of the input referred offset voltage	51
5.7	Relaxation oscillator	52
5.8	Transistor schematic of the opamp present in the relaxation oscillator	53
5.9	CJC buffer and level shifter	54
5.10	Transistor level schematic of the level shifter	55
5.11	Final schematic with compensation capacitors	56
5.12	Transistor schematic of OA1	57
5.13	Transistor schematic of OA2	57
5.14	Differential to single ended converter	58
5.15	Circuit Details of the opamp in DE-SE block	60
5.16	Block diagram of the signal conditioner	61
5.17	Layout of the signal conditioner	63
A.1	Noise equivalent of the Autozero amplifier	66
B.1	Schmitt Trigger based Oscillator	68
B.2	Charging of the capacitor in the Oscillator	68
B.3	Oscillator with Offset and Gain error	69

	C.1	Chip Pin Details			•				•	•														•				•	•		7(	0
--	-----	------------------	--	--	---	--	--	--	---	---	--	--	--	--	--	--	--	--	--	--	--	--	--	---	--	--	--	---	---	--	----	---

# ABBREVIATIONS

- **RTD** Resistance Temperature Detectors
- DAB Digital Audio Broadcasting
- CJC Cold Junction Compensation
- ADC Analog to Digital Converter
- IC Integrated Circuit
- SPICE Simulation Program with Integrated Circuit Emphasis
- **PSS** Periodic Steady State
- PAC Periodic AC Analysis
- **IDFT** Inverse Discrete Fourier Transform
- i.i.d Independent Identically Distributed
- ${\bf NMC} \qquad {\rm Nested \ Miller \ Compensation}$
- **RHP** Right Half Plane
- $\mathbf{CMRR}\quad \mathrm{Common}\ \mathrm{Mode}\ \mathrm{Rejection}\ \mathrm{Ratio}$
- **PSRR** Power Supply Rejection Ratio
- **UMC** United Microelectronics Corporation
- **MPW** Multi Project Wafer
- **PCB** Printed Circuit Board
- JLCC J- Leaded Chip Carrier
- **DSM** Delta Sigma Modulator
- OA Opamp
- **DE-SE** Differential to Single Ended converter

# CHAPTER 1

## Introduction

A sensor is a device that receives a signal or stimulus and responds with an electrical signal. Sensors and their associated circuits are used to measure various physical properties such as temperature, force, pressure, flow, position, light intensity etc. These properties act as the stimulus to the sensor, and the sensor output is conditioned and processed to provide the corresponding measurement of the physical property. Sensors may be classified in a number of ways. From a signal conditioning viewpoint it is useful to classify sensors as either active or passive. An active sensor requires an external source of excitation. Resistorbased sensors such as thermistors, resistance temperature detectors (RTDs), and strain gauges are examples of active sensors, because a current must be passed through them and the corresponding voltage measured in order to determine the resistance value. An alternative would be to place these devices in a bridge circuit. In either case, an external current or voltage is required. On the other hand, passive (or self-generating) sensors generate their own electrical output signal without requiring external voltages or currents. Examples of passive sensors are thermocouples and photodiodes which generate thermoelectric voltages and photocurrents. The outputs of most sensors (passive or active) are small voltages, currents, or resistance changes, and therefore their outputs must be properly conditioned before further analog or digital processing can occur. Because of this, an entire class of circuits has evolved, generally referred to as signal conditioning circuits. Amplification, level translation, galvanic isolation, impedance transformation, linearization, and filtering are fundamental signal conditioning functions that may be required. Whatever form the conditioning takes, the circuitry and performance will be governed by the electrical characteristics of the sensor output. Accurate characterization of the sensor in terms of parameters appropriate to the application like sensitivity, voltage and current levels, linearity, impedances, gain, offset, drift, time constants, maximum electrical rating must be done.

A quite common application of sensors is within process control systems. One example would be the control of a physical property, such as temperature. In such a system the output from a temperature sensor will be conditioned, transmitted over some distance, received, and then used appropriately.

### 1.1 Thermocouple Principle

Thermocouples are widely used in many applications from simple stand alone temperature measurements to data acquisition systems present in industrial process control (many data acquisition modules accept thermocouple inputs directly apart from voltage and current inputs, eg: RS-485 DAB). They are the most popular type of temperature sensor because they are cheap, have interchangeable connectors, and they can measure a wide range of temperatures. Using different thermocouples, it is possible to measure temperatures over a very wide range of temperatures, from below -250 °C to above 2500 °C. The levels of accuracy that can be achieved are also high, typically between 0.5 °C and 2 °C.

In operation, thermocouples rely on the fact that two dissimilar metals joined together produce a voltage output roughly proportional to temperature. They are more linear than many other sensors, and their non-linearity has been well characterized. The most common metals used for thermocouples are iron, platinum, rhodium, rhenium, tungsten, copper, alumel (composed of nickel and aluminium), chromel (composed of nickel and chromium) and constantan (composed of copper and nickel). A variety of thermocouples are available suitable for different applications. They are selected based on temperature range and sensitivity needed. Type J thermocouples are the most sensitive, producing the highest output voltage for a given temperature change, but over a relatively narrow temperature span. On the other hand, Type S thermocouples are the least sensitive, but can operate over a much wider range. Type K - Chromel/Alumel, is the most commonly used general purpose thermocouple since it is relatively linear compared to the other type of thermocouples. A Type K thermocouple exhibits a sensitivity of approximately  $40 \,\mu V/^{\circ}$ C. Hence thermocouples produce only millivolts of output, and thus they typically require precision amplification for further processing.

#### 1.1.1 Cold Junction compensation

Thermocouples measure the temperature difference between two junctions and not absolute temperature of the source. Hence one of the junctions the cold junction is maintained at a known (reference) temperature, while the other junction is at the temperature to be sensed. Having available a known temperature cold junction is possible for laboratory calibrations but it is simply not convenient for most directly connected indicating and control instruments. Instead, they incorporate into their circuits an artificial cold junction using some other thermally sensitive device (such as a thermistor or diode) to measure the ambient temperature of the instrument. This signal from the temperature sensor of another sort that measures the cold



Figure 1.1: A semiconductor sensor can be used to provide cold junction compensation

junction is added with thermocouple signal from which the actual temperature

of the source can be determined as shown in Fig. 1.1 [1]. This is known as Cold Junction Compensation (CJC).

Signal conditioning blocks are primarily needed to manipulate an analog signal in such a way that it meets the requirements of the next stage for further processing. In performing this conversion a number of functions may take place [2]. They include:

- **Amplification** Amplification increases the resolution of the input signal. Thermocouple sensors generate very low output voltage signals (in the range of few millivolts) which is too low for an Analog-to-digital converter (ADC) to process directly. In this case it is necessary to bring the voltage level up to that required by the ADC.
- **Electrical Isolation** Electrical isolation breaks the electrical path i.e., there is no physical wiring between the input and the instrumention block. The input is normally transferred by converting it to an optical or magnetic signal then it is reconstructed before being processed by the measuring block. By such isolation, unwanted signals on the input line are prevented from passing through to the output. Isolation is required when a measurement must be made on a surface with a voltage potential far above ground. Isolation is also used to prevent ground loops which can introduce relatively large errors in the readings.
- **Linearization** Converting a non-linear input signal to a linear output signal. This is common for thermocouple signals.
- **Filtering** A thermocouple can act very much like an antenna, making it very susceptible to noise from nearby 50 Hz power sources. Therefore, it is recommended to apply a low-pass filter to the thermocouple signal to remove this noise.



Figure 1.2: Thermocouple measurement system

A thermocouple measurement system shown in Fig. 1.2 requires amplification with low noise and offset for accurate temperature measurements, cold junction compensation circuitry for measurement of absolute temperature, and high isolation between thermocouple, power supply, and output sections to be able to be used effectively in harsh environments. Realization of the amplifier on an integrated circuit provides for scalability to a large number of sensors and an indigenous design of a suitably accurate amplifier. The goal of this work is to understand different methods of realizing a low noise, low offset amplifier and to design one such integrated circuit amplifier with a provision for cold junction compensation. The gain and noise requirements are calculated suited to a K-type thermocouple. Such a design can also be ported to other types of thermocouples with suitable adjustment of parameters. The design can also be useful for other sensors which require sensitivities in the microvolt range.

### 1.2 Organization

In this work we concentrate our efforts in building an IC that incorporates the low offset, low noise amplifier and a room temperature compensation block as shown within the dotted box in Fig. 1.2. This thesis is organised as follows - Chapter 2 describes various techniques to eliminate offset and 1/f noise. Chapter 3 deals with the design of a three-stage high gain opamp which is used to build an amplifier that amplifies the thermocouple signal. In Chapter 4, test results of the fabricated design are given. Chapter 5 discusses in detail the design of a complete thermocouple signal conditioning block with simulated results of the same. Chapter 6 gives the conclusions.

# CHAPTER 2

## Circuit Imperfections & Cancellation Techniques

Thermocouple signal conditioners can be constructed with opamps and other passive circuit elements. Most of the limitations of analog circuits are due to the fact that they operate with electrical variables and not simply with numbers. Therefore, their accuracy is fundamentally limited by unavoidable mismatches between components, and their dynamic range is limited by noise, offset, and distortions. Among the non-idealities, the 1/f noise and offset are narrowband low frequency signals whereas the thermal noise occupies a wide frequency band. Since thermocouple signals are also narrowband low frequency signals, the narrowband noise sources of an opamp must be reduced in order to achieve good accuracy and dynamic range with the circuit. The following sections discuss the two basic techniques used to reduce the offset and the low frequency noise of an opamp.

#### 2.1 Autozeroing

The basic idea of autozeroing is to sample the unwanted quantity (noise and offset) and then subtract it from the instantaneous value of the signal either at the input or the output of the opamp. Fig. 2.1(a) depicts an amplifier with offset.

$$V_{OUT} = -A(V_{IN} + V_{OS})$$

$$(2.1)$$

Input referred offset voltage is amplified along with the input signal. Fig. 2.1(b) represents an autozeroed circuit wherein the offset is stored at the input terminal. Here  $\Phi_1$  is the autozeroing phase and  $\Phi_2$  is the amplification phase.



Figure 2.1

During  $\Phi_1$  as shown in Fig. 2.2(a),

$$V_{OUT} = -A(V_{OUT} + V_{OS})$$

$$(2.2)$$

$$V_{OUT} = \frac{-A}{1+A} V_{OS}$$
(2.3)

During  $\Phi_2$  as shown in Fig. 2.2(b),

$$V_{OUT} = -A(V_{IN} + \frac{V_{OS}}{1+A})$$
 (2.4)

Hence the resulting input referred offset is reduced to  $\frac{V_{OS}}{1+A}$  from V<sub>OS</sub>.



Figure 2.2

Besides offset reduction, autozeroing also provides another means for performance improvement. Observe the differentiation process happening inherently during autozeroing. This is due to the sampling occurring in one clock phase, followed by the subtraction in the next phase. As a result, this technique high pass filters the low frequency 1/f noise of the opamp, thus strongly reducing its contribution at the output of the amplifier. To remove all the 1/f noise of an amplifier the autozeroing frequency  $f_{AZ}$  must be higher than the 1/f corner frequency  $f_c$  of the amplifier. Since autozeroing involves sampling operation, there will be folding of the wideband thermal noise in the signal band which can potentially raise the noise floor [3]. Higher the bandwidth of the amplifier more is the noise that is folded and sampled back on the capacitor. The detailed analysis of the increase in noise floor due to autozeroing is shown in Appendix A.



Figure 2.3: Continuous time autozeroing

Continuous time autozeroing can also be performed wherein the main amplifier remains unswitched. Such amplifiers will have two input paths, one primary input path and an auxiliary input. Two amplifiers will be required to implement the continuous time autozeroing technique as shown in Fig. 2.3. The main amplifier is unswitched and continuously amplifies the input signal. In  $\Phi_1$ , the nulling amplifier disconnects from the signal path and nulls its own offset. In  $\Phi_2$  it reconnects to the signal path to null the main amplifier's offset [4] [5].

Charge injection from the switching action cause transients that depends on the input signal, causing intermodulation distortion. Distortion is an important issue associated with autozeroed amplifiers. Any distortion component aliased down to DC will change the amplifier's apparent offset voltage. Another problem is that the signal independent charge injected by the switches will not be cancelled by the autozero mechanism further adding to the offset. To overcome the problem of charge injection the capacitor size can be made typically large. But the presence of large capacitors in the signal path will slow down the settling time of the autozeroing amplifier.

In conclusion, though autozeroing process reduces the offset, it also increases the white noise foldover component due to aliasing of the amplifier's thermal as well 1/f noise. The speed of the amplifier is also severely limited by the parasitics and the capacitors in the signal path.

#### 2.2 Chopper Stabilization

Unlike the autozeroing technique chopper stabilization technique does not use sampling. It involves modulation of the signal to a higher frequency where there is no 1/f noise and then demodulation back to the baseband [3]. The principle is illustrated in the Fig. 2.4. As illustrated, the input signal  $v_{in}(t)$  is multiplied by a square wave carrier signal  $v_{clk}(t)$  with unity amplitude and 50% duty cycle of frequency  $f_{CHOP}$ . The input signal thus gets translated to odd harmonics of the carrier frequency. In the ideal chopping case the amplifier bandwidth is assumed to be infinity. Hence multiplying the signal twice with  $v_{clk}(t)$  will reconstruct the input signal ideally. Since the noise and offset introduced by the amplifier go through the modulation process only once, they remain translated to



Figure 2.4: Chopper stabilization principle

the odd harmonics of the chopping frequency at the output. But when the amplifier bandwidth is limited, the input signal is demodulated back to the original baseband along with some spectral contributions at even harmonics of the chopper frequency. Low pass filtering this output removes the offset and the low frequency noise of the amplifier when we obtain a clean signal  $v_{sig}(t)$ . Fig. 2.5(b) shows the



Figure 2.5: Waveforms appearing across the chopper amplifier for a DC input

waveforms that appears across a chopper amplifier for a DC input when the amplifier's bandwidth is limited to twice the chopping frequency. The output of the amplifier is now a sine wave which after passing through the second modulator will become a rectified sine wave having even order harmonic components of the chopping frequency. This when compared with Fig. 2.5(a) has an effective gain of 0.8A whereas in the ideal case the gain is A.



Figure 2.6: Chopper stabilization principle in frequency domain

Fig. 2.6 clarifies the process of noise reduction by demonstrating the chopping principle in frequency domain. The output power spectral density  $V_{out}(f)$  is a replica of the noise power spectral density  $S_N(f)$  at the odd multiples of the chopper frequency along with the input power spectral density  $V_{in}(f)$  which is demodulated back to the baseband and also present at the even harmonics of  $f_{CHOP}$  since the amplifier is band limited.  $S_N(f)$  will rapidly decrease in magnitude with the order of the harmonic. The noise power spectral density at low frequencies is now equal to the down-converted noise from frequencies around the harmonics of the clock frequency.

The chopping frequency is chosen to be higher than the 1/f corner frequency  $(f_c)$  of the amplifier so that the baseband noise after chopping is almost equal

to the wideband thermal noise of the amplifier. The chopping frequency must also be higher than the bandwidth of the input signal to avoid aliasing. Hence the relation,  $f_{CHOP} > 2 \text{ BW} + f_C$ . The low noise of the chopper stabilization technique is the main reason to use it condition weak thermocouple signals.

#### 2.2.1 Chopping Architecture

As discussed before, chopper stabilization applies modulation to reduce the low frequency noise. The carrier signal can be any high frequency signal. The simplest form of a chopper modulator is shown in the Fig. 2.7. It is implemented with four MOSFET switches which will alternately open and close to chop the signal.



Figure 2.7: Chopper modulator

In the ideal chopping case, the bandwidth of the amplifier is assumed to be infinity. As long as this is true, multiplying the signal twice with  $v_{clk}(t)$  will reconstruct the input signal. In conventional implementations, the signal is chopped at the input, amplified and demodulated at the output nodes as shown in Fig. 2.8. The equivalent block level model is shown in the Fig. 2.8(b) to analyse the effect of chopping on the signal and noise individually.

 $\beta$  is the feedback factor  $\frac{R_1}{R_1 + R_2}$  and  $\alpha$  is the attenuation factor  $\frac{R_2}{R_1 + R_2}$ . The signal transfer function and the noise transfer function are calculated using super-



Figure 2.8: Chopper stabilized amplifier : Configuration 1

position principle. The relationship is as follows

$$v_{out} = \alpha \frac{A}{1 + A\beta} v_{clk}^2 v_{in} + \frac{A}{1 + A\beta} v_{clk} v_n$$
(2.5)

From equation 2.5 it is evident that the noise signal is multiplied by the clock signal only once whereas the input signal is multiplied twice effectively separating the signal and noise in frequency domain which can be later filtered off.

The disadvantage with this configuration is that the output of the amplifier where the switches are placed will swing rail to rail. The resistance of the switches will vary with the signal strength leading to distortions at the output. The limited bandwidth of the amplifier also will lead to the presence of undesirable high frequency spectral components at the output due to switching. Hence high frequency chopping cannot be performed. Besides the switch's thermal noise is directly coupled to the output. Because we have switches in the middle of the supply, for low voltage applications a charge pump is needed to ensure smaller ON-resistance of the switches. To overcome these disadvantages, the signals can be chopped at the low impedance, smaller swing nodes. The choppers can be moved around the



Figure 2.9: Chopper stabilized amplifier : Configuration 2

amplifier block as long as the signal and noise transfer functions follow the chopping principle. One possible implementation is shown in Fig. 2.9. The relationship between the input and output in this configuration is represented below.

$$v_{out} = \alpha \frac{A}{1 + A v_{clk}^2 \beta} v_{clk}^2 v_{in} + \frac{A}{1 + A v_{clk}^2 \beta} v_{clk} v_n$$
(2.6)

Equation 2.6 is similar to equation 2.5, hence by placing the chopper within the amplifier the chopping operation is not being affected. Fig. 2.10 illustrates the placement of chopper inside an opamp.  $V_{imchop}$  and  $V_{ipchop}$  are input signals after chopping. The final outputs  $V_{om}$  and  $V_{op}$  are obtained by placing the chopper at the output nodes ( $V_{omchop}$ ,  $V_{opchop}$ ) of the telescopic cascode opamp as shown in Fig. 2.10(a). The same output can be obtained by absorbing the choppers within the opamp, at the cascode nodes between the transistors M1-M2 and M3-M4 and as well between M5-M6 and M7-M8 as shown in Fig. 2.10(b). By absorbing the chopper within the amplifier, the problem arising because of switching at the high swing nodes is reduced. Hence high frequency chopping can be performed. There



Figure 2.10: Schematic showing the placement of choppers within an opamp

will also be a reduction in the non-linearities caused due to the switches since they are placed at smaller swing nodes. The disadvantage in this technique is that the switches are placed in the bias current path. In the previous configuration one end of the switches will be connected to the input terminal of the opamp, hence no current will flow through them. If the resistance of the switches is considerable enough for the bias currents flowing through them, then the voltage drop across the switches will alter the DC operating point of the amplifier. In order to achieve small resistance values the transistor sizes can be chosen large enough but then the capacitance offered by them would cause glitches due to charge injection and clock feedthrough which would degrade the linearity and stability of the amplifier. Despite these disadvantages, configuration 2 is a better choice owing to its superior linearity.

### 2.3 Simulation of Time Varying Circuits

By their very nature, choppers are time varying circuits. To obtain the frequency response of such a circuit would require the help of a transient analysis tool like SPICE. In addition some post processing will be required on the output data of the transient analysis to extract the gain and phase information. This method of analysis is time consuming and places a high demand on the computer resources. Cadence Design Systems has developed a tool, SpectreRF, a simulator that performs time and frequency domain analysis of such periodic time varying circuits [6]. For time invariant circuits, the frequency response can be calculated using the linearized circuit model around the DC operating point. Similarly for periodically switching circuits, the frequency response can be calculated by linearizing the circuit around the periodic operating point. After PSS analysis, a Periodic AC analysis (PAC) is run to compute the frequency response of the circuit. Noise behaviour of the circuit can be simulated with Periodic Noise analysis(Pnoise). The PSS analysis should be run with the clock alone driving the circuit. For illustration, the simulation result of an amplifier's noise with and without chopping is shown in the Fig. 2.11. The same amplifier is then autozeroed and the noise reduction that is achieved is also plotted in the Fig. 2.11. The higher noise floor due to the sampling process is evidently seen in the autozeroed noise curve.

#### 2.3.1 Noise Analysis

To quantify the reduction in noise due to chopping, 1/f noise is generated in Matlab and it is chopped. White noise samples are taken and multiplied by an appropriate filter sequence, to get the desired 1/f spectrum [7]. It is then transformed to time domain with an IDFT operation. Now we have samples which are correlated with



Figure 2.11: Comparison of noise in chopper stabilization and autozeroing

the desired autocorrelation properties of flicker (1/f) noise. The filter transfer function H(f) in this case is  $\frac{1}{\sqrt{f}}$ . Fig. 2.12 shows the generation of 1/f noise samples after which it is chopped with a carrier signal  $v_{clk}$ .



Figure 2.12: Generation of 1/f noise for chopping

This generalized model of a chopping system is simulated and the maximum reduction in noise achievable for a particular chopping frequency can be calculated. PSS analysis has the disadvantage that it is computationally expensive. To overcome this issue, noise analysis of a chopper amplifier can be done in Matlab. A Matlab model similar to Fig. 2.12 is developed. The only difference is that, instead of generating 1/f noise in Matlab, the noise of the amplifier obtained around its DC operating point from noise analysis is used. Simulation in SpectreRF is also



Figure 2.13: Comparison between SpectreRF and Matlab model for the calculation of noise

The noise plot of the amplifier is obtained through conventional noise analysis. Once the noise of the amplifier is determined, multiple iterations of chopping are performed in Matlab to find out the optimum frequency of chopping. For illustration purpose an amplifier as shown in Fig. 2.9(a) is designed. The amplifier has a gain of 40 dB and bandwidth of 40 kHz. Through Matlab simulations chopping frequency is chosen to be 8.192 kHz. With this clock frequency Pnoise analysis is performed and the noise after chopping is determined from SpectreRF. Noise obtained from both the analysis tools are plotted and shown in Fig. 2.13. As can be seen from the Table 2.1 noise voltage obtained from spectre analysis differs from what is obtained in Matlab, this is because Matlab uses an ideal chopping model and also it does not consider switch noise.

Table 2.1: Integrated amplifier noise (1 Hz - 1	024 KHZ)
Amplifier Noise	$183.4\mu\mathrm{V}$
Amplifier Noise after Chopping(SpectreRF)	$27.58\mu\mathrm{V}$
Amplifier Noise after Chopping(Matlab)	$14\mu\mathrm{V}$

-1:£ (1 TT.  $1.094 LTT_{-}$ Table 2 1. Int. 1 .

The simulation time required to run a Pnoise analysis is longer compared to the time required to estimate the chopped amplifier noise in Matlab. For instance, the spectre simulation in the above example took about a day whereas it took less than a minute in Matlab. Though the results do not match accurately, an approximate estimate is possible using Matlab thus saving considerable simulation time.

# CHAPTER 3

## Design of the Three-Stage amplifier

A key component of a signal conditioning circuit is a high gain amplifier. An amplifier is used to provide voltage gain and as well to buffer the signal coming from the thermocouple before it is further processed. There are several key parameters that are to be considered when designing an amplifier for a thermocouple application.

- Input offset voltage This voltage offset is dependent upon the amplifier's topology and is inversely proportional to the square root of the area of the input transistors. As mentioned in chapter 1, The sensitivity of a standard K type thermocouple is  $40 \,\mu\text{V}/^{o}$ C hence the offset and the noise of the block measuring this signal must be smaller than this. For such demanding applications special offset reduction schemes must be employed to achieve offset voltages in the range of few microvolts.
- Voltage offset drift The input offset voltage will change with temperature. This error source can be minimized by selecting a low-drift amplifier, such as an amplifier with an autozero based topology or by implementing periodic system corrections to cancel out the offset and drift.
- **Open loop gain** Due to the small input signal generated by the thermocouple, the amplification required is approximately 100 to 500 times. To avoid gain error, high open loop gain is necessary. Temperature drift of open loop gain also will have a deleterious effect on output accuracy. For instance, for a K type thermocouple amplifier with  $100 \text{ mV/}^{\circ}\text{C}$  output sensitivity, needs a closed loop gain of  $\approx 2500$ . An ordinary opamp with a minimum open loop gain of 50,000 would have an initial gain error of (2500)/(50,000) = 5%. For a gain accuracy less than 1% minimum open loop gain must be 250,000.

### 3.1 Nested Miller Compensated Amplifier

For a closed loop gain accuracy of 0.05% and an output sensitivity of  $4 \text{ mV}/^{\circ}\text{C}$  the open loop gain of the opamp required is at least 106 dB. A two-stage amplifier cannot provide such a high gain. So a three-stage architecture is chosen. It is required to appropriately compensate it for stability. The Miller compensation technique can be used to compensate amplifiers with more than two stages. To understand the application of Miller compensation to more stages the Bode plot can be inspected.

Fig. 3.1(a) shows the small signal equivalent of a two-stage amplifier with Miller compensation. The Miller compensated amplifier consists of one dominant pole  $p'_2$  and a second pole at a much higher frequency  $p'_1$  as shown in Fig. 3.1(b).



(b) Bode plot of two stage Miller compensated amplifier

#### Figure 3.1

Hence a circuit with three gain stages is also eligible for Miller compensation by

choosing proper values for the compensation capacitors. In Fig. 3.2 the small signal



Figure 3.2: Small signal equivalent of the three-stage amplifier

equivalent of a three-stage amplifier with Nested Miller Compensation (NMC) technique is shown. Bode plots of Fig. 3.3 shows the movement of poles after inserting the compensation capacitors  $C_{m1}$  and  $C_{m2}$ . The dotted line in Fig. 3.2 shows the frequency response of the uncompensated amplifier with three dominant poles. The load impedance consisting of  $C_L$  and  $r_L$  accounts for the output pole  $p_1$ .  $C_{p2}/r_{p2}$ , the pole  $p_2$  and  $C_{p1}/r_{p1}$ , the pole  $p_3$ . Inserting the Miller capacitor  $C_{m2}$  leads to the solid curve in Fig. 3.3a. This Miller capacitor splits the poles  $p_1$  and  $p_2$  to their new positions  $p'_1$  and  $p'_2$  respectively. Miller capacitor  $C_{m1}$  which closes the second loop, acts on the newly placed pole at  $p'_2$  and the additional pole  $p_3$  introduced by M1. Splitting these two poles results in a single dominant pole at  $p''_2$  as shown by the solid curve in Fig. 3.3b.



Figure 3.3: Bode plot showing the movement of poles for Nested Miller compensation

#### 3.1.1 Determining the values of the Miller capacitors

The amplifier in unity gain feedback is considered since this is when the fedback signal is maximum from the output to the input and hence the worst case for stability. In this configuration there are three feedback loops. The Miller capacitor  $C_{m2}$  and the transistor M3 is the lowest level of the feedback loop. The loop consisting of the Miller capacitor  $C_{m1}$  and the transistors M2 and M3 is the next higher level. The overall unity gain feedback is the outermost feedback loop of all.  $C_{m2}$  together with transconductance of M2 and M3 constitute a standard Miller compensated two stage amplifier whose transfer function can be written as,

$$\frac{V_{out}}{V_{o2}} = \frac{g_{m2}}{C_{m2}} \frac{1}{s\left(1 + \frac{s}{p_1'}\right)}$$
(3.1)

In equation 3.1  $V_{o2}$  is the voltage at the gate of the transistor M2 and  $V_{out}$  is the voltage seen at the drain of transistor M3. K<sub>1</sub> is the gain constant which equals the unity gain frequency of the two stage amplifier comprising of transistors M2, M3 and the capacitor  $C_{m1}$ :  $\frac{g_{m2}}{C_{m2}}$ . The transfer function shown in equation 3.1 represents an integrator with its dominant pole  $p'_2$  at origin and a secondary pole  $p'_1$  at  $\frac{g_{m3}}{C_L}$  in the left half s-plane. The pole at the origin is obtained by neglecting the resistances which is an approximation such that it simplifies further calculations. This should not affect the results since during pole splitting the dominant pole moves to a very low frequency, far away from the high frequency poles we are interested in.

To quantify the effect of the addition of the second Miller capacitor  $C_{m1}$ , the two stage amplifier with M2 and M3 can be considered to be a single portion with gain A and  $C_{m1}$  is the feedback element. At very high frequencies  $C_{m1}$  is a short since its value is generally much larger than the interstage capacitance  $C_{p1}$ . To calculate the poles, the roots of the characteristic polynomial  $\Delta = 1 + A\beta$  are calculated.

$$A = \frac{K_1}{s\left(1 + \frac{s}{p_1'}\right)} \tag{3.2}$$

$$\beta = 1 \tag{3.3}$$

$$\Delta(s) = \frac{1}{K_1 p_1'} s^2 + \frac{1}{K_1} s + 1$$
(3.4)

The roots of this polynomial are  $p_1''$  and  $p_3'$  which are the high frequency poles seen in the Fig. 3.3(b). Adding the input stage transistor M1 results in an integrator when seen together with transistors M2, M3 and the capacitors  $C_{m1}$  and  $C_{m2}$ . The unity gain frequency of this configuration with transistor M1 and  $C_{m1}$  is  $K_2 = \frac{g_{m1}}{C_{m1}}$ . Therefore the total open loop transfer function is,

$$\frac{V_{out}}{V_{in}} = \frac{K_1 K_2}{s \left(\frac{1}{p_1'} s^2 + s + K_1\right)}$$
(3.5)

The closed loop transfer function in unity gain feedback is

$$\frac{V_{out}}{V_{in}} = \frac{A}{1 + A\beta} = \frac{K_1 K_2 p'_1}{s^3 + p'_1 s^2 + K_1 p'_1 s + K_1 K_2 p'_1}$$
(3.6)

Since we need a maximally flat closed loop response, this equation can be equated to a standard third order butterworth polynomial  $\left(\frac{s}{\omega_0}\right)^3 + 2\left(\frac{s}{\omega_0}\right)^2 + 2\left(\frac{s}{\omega_0}\right) + 1$ . Comparing the respective coefficients we get

$$K_1 = \frac{g_{m2}}{C_{m2}} = \frac{p_1'}{2}$$
(3.7)

$$K_2 = \frac{g_{m1}}{C_{m1}} = \frac{p_1'}{4}$$
(3.8)

The above equations describe the design procedure to build a Nested Miller compensated amplifier [8]. The detailed transfer function is shown in equation 3.9 [9].

$$\frac{V_{out}}{V_{in}} = \frac{g_{m1}g_{m2}g_{m3}r_{p1}r_{p2}r_{L}\left(1 - s\frac{C_{m2}}{g_{m3}} - s^{2}\frac{C_{m1}C_{m2}}{g_{m2}g_{m3}}\right)}{\left(1 + sC_{m2}g_{m2}g_{m3}r_{p1}r_{p2}r_{L}\right)\left[1 + s\frac{C_{m2}(g_{m3} - g_{m2})}{g_{m2}g_{m3}} + s^{2}\frac{C_{L}C_{m2}}{g_{m2}g_{m3}}\right]}$$
(3.9)
Since the  $s^2$  term is negative in the numerator, there is one right-half-plane (RHP) zero and one left-half-plane (LHP) zero. The LHP zero increases the phase margin while the RHP zero does the reverse, so just eliminating the RHP zero is sufficient. To do so a nulling resistor  $R_m$  is included as shown in Fig. 3.4. The final design equations are summarized below [9] [10].

$$g_{m3} \gg g_{m2}, g_{m1}$$
 (3.10)

$$C_{m1} = 4 \frac{g_{m1}}{g_{m3}} C_L$$
 (3.11)

$$C_{m2} = 2 \frac{g_{m2}}{g_{m3}} C_L$$
 (3.12)

$$R_{\rm m} = \frac{1}{g_{\rm m3}} \tag{3.13}$$

### **3.2** Design details

Using the technique explained above, a differential three-stage opamp is designed. The common mode of each stage is separately controlled. The differential signal path is compensated using the Nested Miller compensation (NMC) technique discussed above. The overall structure of the three-stage opamp is shown in the Fig. 3.4.  $g_{m2}$  and  $g_{m3}$  together constitute a system with single dominant pole, hence



Figure 3.4: Three-stage NMC fully differential opamp

the common mode sensing opamp  $(g_{m4})$  which stabilizes the output common mode

voltage, is compensated using the two-stage Miller compensation technique. The common mode feedback compensation is shown in the Fig. 3.5.  $R_m$  is chosen such that the right half plane zero can be shifted to the left half plane [9]. Maximum



Figure 3.5: Common mode feedback scheme

gain is sought from the first stage of the opamp. Hence a telescopic cascode stage is chosen. Cascoding helps in increasing the gain as well decoupling the input transistor's capacitance  $C_{GD}$  to the output. A folded cascode structure is the optimum second stage opamp architecture that can be implemented. This is because we intend to have a class AB output stage to reduce the quiescent power consumption. The output impedance arm of the folded cascode opamp can bear the translinear circuit needed to bias the final output class AB stage. As discussed in section 2.2.1 choppers are placed within the amplifier as shown in Fig. 3.6. In the first telescopic cascode stage, choppers are placed at the cascode nodes between the transistors M1-M2 and M3-M4 and as well between M5-M6 and M7-M8. PMOS switches are used in the chopper modulator present at the input PMOS section while NMOS switches are placed near the load NMOS transistors. Choppers are placed only in the first stage of the three-stage opamp since the offset and noise contributed by the second and third stages would be insignificant when compared to the first stage. The NMC amplifier is built with the following transconductance and capacitance values.

$$g_{m1} = 320 \,\mu S$$
 (3.14)

$$g_{m2} = 236 \,\mu S$$
 (3.15)

$$g_{m3} = 1.6 \,\mathrm{mS}$$
 (3.16)

$$\Rightarrow C_{m1} = 6 \,\mathrm{pF} \tag{3.17}$$

$$\Rightarrow C_{m2} = 3 pF \tag{3.18}$$

$$\Rightarrow R_m = 700 \,\Omega \tag{3.19}$$

The circuit details of the opamp used for common mode stability is shown in the Fig. 3.7. The output of this circuit  $V_{cmfb}$  is used to tweak a NMOS current source present in the second stage of the three-stage opamp.

### 3.3 Simulation Results

#### 3.3.1 Frequency Response

The frequency response of the three stage opamp is shown in the Fig. 3.8. The frequency response is measured with a load capacitor of 10 pF. The opamp has a DC gain of 114 dB.

#### 3.3.2 Noise

The opamp is placed in voltage-series feedback to attain a closed loop gain of 40 dB. This structure is similar to the one shown in Fig. 2.8. Clock frequency within the 3 dB bandwidth of the amplifier is chosen so that the signal is not attenuated. Noise analysis with and without chopping is performed and the results are plotted in the Fig. 3.9. Chopping is done at a clock frequency of 10 kHz. The noise of the amplifier before and after chopping is tabulated in Table 3.1. Noise reduction achieved in configuration 2 is compared against configuration 1. Noise analysis



FIRST STAGE	SECOND STAGE	THIRD STAGE
M29 : 40 (2 μm/.5 μm)	M30 : 160 (1 μm/.5 μm)	M25,M27 : 10 (.45 μm/.18 μm)
M1,M2 : 96 (2 μm/2 μm)	M11,M12 : 20 (1 μm/1 μm)	M26,M28 : 10 (.45 μm/.18 μm)
M3,M4 : 80 (1 μm/1 μm)	M17,M18 : 40 (1 μm/.5 μm)	M21,M23 : 36 (.48 μm/. <b>36</b> μm)
M5,M6 : 40 (1.2 μm/1 μm)	M19,M20 : 40 (1 μm/.5 μm)	M22,M24 : 16 (.48 μm/.36 μm)
M7,M8 : 80 (1.2 μm/1 μm)	M15,M16 : 20 (.24 μm/.18 μm)	
M9,M10 : 32 (2 μm/4 μm)	M13,M14 : 36 (.48 μm/.48 μm)	

Figure 3.6: Three-stage NMC opamp circuit

29



Figure 3.7: Circuit details of the CMFB opamp

 Table 3.1: Integrated input referred noise of the amplifier(1 Hz - 1 kHz)

Without Chopper Stabilization	$8.16\mu\mathrm{V}$
With Chopper Stabilization: 1	$758\mathrm{nV}$
With Chopper Stabilization: 2	$763\mathrm{nV}$

with non-ideal choppers i.e, made of transistor switches, placed as shown in Fig. 2.9 is also done. Since the second and the third stage opamp's noise are also chopped in configuration 1, the integrated noise voltage is lesser than that is obtained from configuration 2.

#### 3.3.3 Offset

Mismatch of any three-stage opamp will be dominated by its first stage. Fig. 3.6 shows the transistor sizes used in the first stage amplifier. Mismatch in MOS transistors is modelled as a function of device channel length L ( $\mu$ m) and device channel width W ( $\mu$ m). The difference in threshold voltage (V<sub>th</sub>) is described by its standard deviation.

$$\sigma_{\rm V_{th}} = \frac{A_{\rm V_t}}{\sqrt{\rm WL}} \tag{3.20}$$



Figure 3.8: Frequency Response of the three-stage NMC opamp

where  $A_{V_t}$  is the mismatch coefficient. For  $0.18 \,\mu\text{m}$  process its value is  $3.5 \,\text{mV} \,\mu\text{m}$ . The input referred voltage mismatch is theoretically calculated as follows,

$$\sigma_{V_{OS}}^{2} = \sigma_{V_{t12}}^{2} + \sigma_{V_{t78}}^{2} \left(\frac{g_{m78}}{g_{m12}}\right)^{2} + \sigma_{V_{t34}}^{2} \left(\frac{g_{m34}}{1 + \frac{g_{m34}}{g_{ds_{12}} + g_{ds_{34}}}} \frac{1}{g_{m12}}\right)^{2} + \sigma_{V_{t56}}^{2} \left(\frac{g_{m56}}{1 + \frac{g_{m56}}{g_{ds_{56}} + g_{ds_{78}}}} \frac{1}{g_{m12}}\right)^{2}$$
(3.21)

The current mismatch due to  $\beta$  factor is also calculated in a similar manner. A<sub> $\beta$ </sub> is 1 %  $\mu$ m.

$$\sigma_{\frac{\Delta I}{I}}^{2} = \sigma_{\frac{\Delta\beta_{12}}{\beta_{12}}^{2}} + \sigma_{\frac{\Delta\beta_{78}}{\beta_{78}}^{2}} + \frac{\sigma_{\frac{\Delta\beta_{34}}{\beta_{34}}^{2}}}{g_{m34}^{2}} \left(\frac{g_{m34}}{1 + \frac{g_{m34}}{g_{ds_{12}} + g_{ds_{34}}}}\right)^{2} + \frac{\sigma_{\frac{\Delta\beta_{56}}{\beta_{56}}^{2}}}{g_{m56}^{2}} \left(\frac{g_{m56}}{1 + \frac{g_{m56}}{g_{ds_{78}} + g_{ds_{56}}}}\right)^{2}$$
(3.22)

The equivalent offset voltage due to  $\beta$  mismatch is negligible when compared to the offset voltage contributed by threshold voltage mismatch. Input referred mismatch  $3\sigma_{\rm Vos} \approx 2.25 \,\mathrm{mV}$ . This is the offset voltage that can be expected from this opamp without any offset cancellation scheme.



Figure 3.9: Comparison of noise spectral density

#### 3.3.3.1 Resistor Mismatch

Irregularities in layout will also lead to offsets. Care is taken to maintain the differential symmetry of the circuit during layout. For matching purposes, feedback resistor  $R_2$  is kept as a multiple of  $R_1$ , the input resistor. Hence multiple copies of  $R_1$  are laid out in series to achieve  $R_2$ .  $R_2 = \sum_{1}^{100} R_1$ . For ease of calculation it is assumed that the deviation in the resistor value for each copy of  $R_1$  is the same and is equal to the mean of deviation of all the copies in the resistor array, i.e in here  $R_2 + \Delta R_2 = \sum_{i=1}^{100} (R_1 + \Delta R_i)$ . The resistor mismatch is described by,

$$\sigma_{\frac{\Delta R}{R}} = \frac{A_R}{\sqrt{WL}} \tag{3.23}$$

where  $A_R$  is obtained from the process documents. With an increase in area of the resistor, the mismatch percentage reduces. Hence to achieve minimal gain error the resistor width is chosen to be  $10 \,\mu$ m.  $A_R$  for high resistive poly resistors is

 $0.0708~\%\,\mu{\rm m}.$  Unit resistor's value is  $1\,{\rm k}\Omega$  and resistor length is  $10\,\mu{\rm m}.$ 

$$A = \frac{R_2}{R_1} = 100 \tag{3.24}$$

$$R_2 = \sum_{\substack{1\\100}}^{100} R_1 \tag{3.25}$$

Due to mismatch, 
$$R_2 = \sum_{i=1}^{100} (R_1 + \Delta R_i)$$
 (3.26)

$$A + \triangle A = \frac{\sum_{i=1}^{100} (R_1 + \triangle R_i)}{R_1}$$
(3.27)

$$\triangle A = \sum_{1}^{100} \frac{\triangle R_1}{R_1}$$
(3.28)

$$\frac{\Delta A}{A} = \frac{1}{A} \sum_{1}^{100} \frac{\Delta R_1}{R_1}$$
(3.29)

$$\sigma_{\frac{\triangle A}{A}}^{2} = \frac{1}{A^{2}} \sum_{1}^{100} \sigma_{\frac{\triangle R_{1}}{R_{1}}}^{2} = \frac{100}{A^{2}} \sigma_{\frac{\triangle R_{1}}{R_{1}}}^{2}$$
(3.30)

$$\sigma_{\frac{\triangle A}{A}} = \frac{10}{A} \sigma_{\frac{\triangle R_1}{R_1}} \tag{3.31}$$

$$\sigma_{\frac{\triangle A}{A}} = \frac{1}{10} (0.00708\%) \tag{3.32}$$

$$\sigma_{\frac{\triangle A}{A}} = 0.000708\%$$
 (3.33)

The layout of the chopper amplifier is shown in Fig. 3.10.

## 3.3.4 Performance Summary

The simulation results have been tabulated in Table 3.2.



Figure 3.10: Chopper amplifier layout

Parameter	Value
Technology	UMC $0.18\mu m$ CMOS
Supply Voltage	$1.8\mathrm{V}$
Supply Current	$360\mu\mathrm{A}$
Input Referred Noise(1 Hz - 1 kHz)	$763\mathrm{nV}$
$\beta$	1/101
Unity Gain Frequency	$1.75\mathrm{MHz}$
DC Loop Gain( $  A\beta   )$	$85\mathrm{dB}$
Phase Margin( 180- $\measuredangle A\beta$ )	81 °
CMRR @ 50 Hz	$160\mathrm{dB}$
PSRR @ 50 Hz	$82\mathrm{dB}$
Area	$0.215\mathrm{mm^2}$

Table 3.2: Opamp parameters

# CHAPTER 4

## Measurement Results

This chapter deals with the measurement results of the fabricated design along with the details of the test board. The chopper amplifier was fabricated in  $0.18 \,\mu\text{m}$  CMOS process from UMC through the multi project wafer (MPW) program of Europractice. The die was housed in a 84 pin JLCC package. The pin details of the chip are given in Appendix C. The setup to test the amplifier is shown in the Fig. 4.1.

### 4.1 Design of Test board

A two layer printed circuit board was designed to characterise the chopper amplifier. The dimensions of the PCB are 3.2" x 4". A photograph of the populated board is shown in the Fig. 4.2.

### 4.2 Measurement of Gain

The closed loop DC gain of the amplifier is measured by providing a sine wave input of  $1 \text{ mV}_{pp}$ . The output of the amplifier is seen in an oscilloscope. This is



Figure 4.1: Block level representation of the test set-up



Figure 4.2: Test board

repeated for various frequencies from 1 Hz to 250 kHz. The chopper amplifier has a DC gain of 40 dB and a bandwidth of 130 kHz.

### 4.3 Measurement of Offset

The inputs of the amplifier are shorted to their respective common mode voltages and the output voltages are measured. Table 4.1 shows the offset readings taken from one of the sample chips.

Table 4.1. Onset measurements			
V <sub>clk</sub>	$V_{outp} \left( \mathbf{mV} \right)$	$V_{outm}$ (mV)	$V_{\text{offset}} \left( \mathbf{mV} \right)$
LOW	959.2	853.6	105.5
HIGH	874.3	929.2	-54.9

 Table 4.1: Offset measurements

The offsets at the two clock phases are not identical. Hence chopping with a clock of 50% duty cycle will not eliminate the offset completely. The reason for this asymmetry in offset values is explained in the following section.

#### 4.3.1 Analysis of Offset results

#### 4.3.2 Transistor Mismatch Offset

The first stage of the three-stage opamp is separately analysed. Fig. 4.3 shows the circuit schematic of the first stage opamp with its  $V_{TH}$  mismatch modelled as a voltage source at the gates of the transistors.

- Mismatch is modelled with voltage sources placed at the gates of the transistors.  $V_{op} V_{om}$  when  $V_{ip}$  and  $V_{im}$  are held at  $V_{CM}$  is the offset.
- Vbias<sub>34</sub>, Vbias<sub>56</sub> and Vbias<sub>78</sub> are the bias voltages of M3-M4, M5-M6 and M7-M8 respectively.
- Superposition principle is used to analyse the offset offered by each transistor pair.
- Vos<sub>12</sub> As depicted in Fig. 4.4, during  $\Phi_1$  I flows from M1-M3 to V<sub>om</sub> and I+ $\Delta I_{12}$ flows from M2-M4 to V<sub>op</sub>. During  $\Phi_2$  the opposite happens i.e., I+ $\Delta I_{12}$ flows into V<sub>om</sub> from M2-M3 and I flows into V<sub>op</sub> from M1-M4. Therefore the offset caused in the output due to Vos<sub>12</sub> will change in sign at both the clock phases with the magnitude being the same.
- Vos<sub>34</sub> Similarly from Fig. 4.5 it is seen that at Φ<sub>1</sub> again I flows to V<sub>om</sub> and I+ΔI<sub>34</sub> flows to V<sub>op</sub>. During Φ<sub>2</sub> still I flows into V<sub>om</sub> and I+ΔI<sub>34</sub> flows into V<sub>op</sub>. At the alternate clock phases, the arms of M3-M5 and M4-M6 do not interchange hence the offset offered by Vos<sub>34</sub> does not change either in sign or in magnitude.
- **Vos<sub>56</sub>** Offset offered by Vos<sub>56</sub> will follow the same behaviour as seen by Vos<sub>34</sub>. During  $\Phi_1$  and  $\Phi_2$ , I is drawn out of V<sub>om</sub> and I+ $\Delta$ I<sub>56</sub> is drawn out of V<sub>op</sub>.
- $Vos_{78}$  Offset offered by  $Vos_{78}$  will follow the same behaviour as seen by  $Vos_{12}$ , since the drain arms of M7 and M8 changes its connectivity.



Figure 4.3: Opamp structure in the two clock phases



Figure 4.4: Offset due to  $Vos_{12}$ 



Figure 4.5: Offset due to  $Vos_{34}$ 

The above analysis proves that during the two clock phases the offset voltage is different.

#### 4.3.2.1 Switch Mismatch Offset

Mismatch between the switches is modelled as a difference in ON-resistance. The equivalent voltage difference due to  $\Delta R$  is  $I_{BIAS}\Delta R$  as shown in the Fig. 4.6. This error voltage can be moved to the drain terminal from the source terminal of M4 since the effect of them at the output is the same. Hence the offset due to switch mismatch is similar to the effect of Vos<sub>34</sub> to the output offset.

$$\begin{split} \mathbf{R} &= \frac{1}{\beta((\mathbf{V}_{\rm gs} - \mathbf{V}_{\rm t}) - \mathbf{V}_{\rm ds})} \\ \frac{\delta \mathbf{R}}{\delta \mathbf{V}_{\rm gs}} &= \frac{-\beta}{(\beta(\mathbf{V}_{\rm gs} - \mathbf{V}_{\rm t}) - \mathbf{V}_{\rm ds})^2} \\ \Delta \mathbf{R} &= \frac{-\beta}{(\beta(\mathbf{V}_{\rm gs} - \mathbf{V}_{\rm t}) - \mathbf{V}_{\rm ds})^2} \Delta \mathbf{V}_{\rm gs} \\ \Delta \mathbf{V}_{\rm gs} &= 3\sigma_{\mathbf{V}_{\rm switch}} \end{split}$$

Vos<sub>34</sub> due to cascode transistors M3, M4 is 1.17 mV and Vos<sub>34</sub> due to the PMOS switches is  $1.73 \,\mu$ V. Hence the major contributor to the difference in offset at different clock phases are the cascode transistors. This problem is very specific to the architecture in our design since choppers are placed at the cascode nodes of



Figure 4.6: Offset due to chopper switches

the opamp. Offset of the cascode transistors do not get chopped. The contribution of each individual transistor's mismatch to the output offset is theoretically calculated and tabulated in Table 4.2.  $V_{OS\_OUT} = (V_{OS\_IN}) X (101)$ . Though the cascode transistor's offset voltage is multiplied by  $\frac{g_{ds}}{g_m}$ , this factor is still large enough to deteriorate the accuracy.

### 4.4 Measurement of Noise

To measure noise of the chopper amplifier alone, the inputs are again shorted and noise spectrum is seen at the output. The amplifier has a DC gain of 40 dB. The output of the amplifier is fed as input to a Delta Sigma Modulator (DSM) whose dynamic range in the bandwidth of interest is sufficient to measure the noise power of the chopper amplifier.

• Differential Outputs of the amplifier are connected to the Delta Sigma Mod-

Transistor	$V_{OS_{-IN}}$	V <sub>OS_OUT</sub>
M1-M2	$V_{OS_{12}}$	$54\mathrm{mV}$
M3-M4	$\frac{\frac{gm_{34}}{1+\frac{gm_{34}}{gds_{12}+gds_{34}}}V_{OS_{34}}}{gm_{12}}$	$6.4\mathrm{mV}$
M5-M6	$\frac{\frac{gm_{56}}{gm_{56}}}{gm_{78}+gds_{56}}V_{OS_{56}}}{gm_{12}}$	$18\mathrm{mV}$
M7-M8	$\frac{\mathrm{gm}_{78}\mathrm{V}_{\mathrm{OS}_{78}}}{\mathrm{gm}_{12}}$	$147\mathrm{mV}$

Table 4.2: Calculation of offset voltage

ulator board's inputs

- A clock of 6.144 MHz is required for the DSM block
- The output is captured in a Logic Analyzer from which the output spectrum is obtained after further processing in Matlab

Readings are taken with and without chopping of the amplifier. A clock of 10 kHz is used for chopping. Peaks at multiples of clock frequency are seen at the output spectrum as shown in Fig. 4.7. Increasing the clock frequency suppresses the 1/f noise even further. The close up view of the measured noise in the bandwidth of interest is shown in Fig. 4.8. Table 4.3 compares the simulated as well measured integrated noise of the amplifier seen at the output over a bandwidth of 1 Hz to 1 kHz. The simulated and measured results from the chip closely match each other. Accuracy of the measured result is limited by the maximum number of samples that can be acquired by the Logic Analyzer to plot the power spectral density.

Clock	Simulated: $V_{N_{OUT}}(\mu V)$	$Measured: V_{N\_OUT}(\mu V)$
No Clock	209.54	228
$10\mathrm{kHz}$	76.34	92.927
$50\mathrm{kHz}$	50.53	64.44

 Table 4.3: Output integrated noise of the amplifier



Figure 4.7: Noise measured at the output of the amplifier before and after chopping



Figure 4.8: Close up view of measured noise before and after chopping

Parameter	Value
Gain	$40\mathrm{dB}$
Bandwidth	$130\mathrm{kHz}$
Input referred Noise Voltage (1 Hz - 1 kHz)	$929\mathrm{nV}$
Input referred Offset	$506 \mu V$

 Table 4.4:
 Consolidated results

## 4.5 Inference

The measured results are consolidated in Table 4.4. The contribution of the offset from the cascode transistor is considerable in the above design. Through careful design this value of offset can be brought down but cannot be eliminated completely. To achieve lesser than microvolts of offset further modifications to the architecture needs to be done. Chapter 5 discusses a technique by which the above discussed problem can be solved.

# CHAPTER 5

# Thermocouple Signal Conditioner

The chopper amplifier is one of the blocks needed to condition a thermocouple signal. Cold junction compensation also needs to be performed for which a room temperature sensor is required. A complete solution for the thermocouple signal conditioner is also desired. The range of temperature that needs to be measured is from -100 °C to 1000 °C. With such a wide input range, the outputs also need to swing widely. This requires a supply voltage higher than 1.8 V. Hence a process  $(0.35 \,\mu\text{m})$  with higher voltage tolerance is used. The design of each block in the signal conditioner is described below.

## 5.1 Chopper Amplifier

The three-stage Nested Miller Compensated opamp designed in 0.18  $\mu$ m process is exported to 0.35  $\mu$ m technology. It is then further modified to work properly in 0.35  $\mu$ m process. The opamp is placed in voltage-series feedback with appropriate gain which is referred to as the chopper amplifier. The input voltage range to be measured is 40  $\mu$ V to 40 mV. The maximum output voltage that can be attained is limited by the supply voltage (3.3 V). Hence the gain of the chopper amplifier must be less than 80. A value of 50 i.e. 34 dB is chosen. Test results of the first cut design showed that the contribution of offset from the cascode transistors were considerable enough to degrade the accuracy, since they are not chopped by the choppers. To counter this problem, the contribution of offset from the cascode transistors must be reduced in order to meet the accuracy specification. This requirement is taken care in the new design and Table 5.1 enumerates the offset voltage contribution of each pair of transistors of the first stage opamp to the output, that can be expected from this design. The circuit structure can be referred from Fig. 3.6. The standard deviation in relative threshold voltage mismatch of each device is calculated from the formula,  $\sigma_{V_{TH}} = \frac{A_{V_T}}{\sqrt{WL}}$  where  $A_{V_T}$  is the MOS threshold voltage mismatch parameter, which is found to be 9.5 mV  $\mu$ m for NMOS transistor and 14.5 mV  $\mu$ m for PMOS transistor in 0.35  $\mu$ m technology. The sizes of the transistors used in the first stage of the three-stage opamp are shown in Table 5.1 from which the maximum deviation limit  $3\sigma_{V_{TH}}$  is calculated. The respective transconductances and output conductances of each device are also shown from which the contribution of every transistor's mismatch voltage referred to the input of the chopper amplifier is calculated (i.e V<sub>OS\_IN</sub>). During design the transistors were sized such that the offset voltage contribution from the cascode devices are to a minimum since they are not chopped by the choppers.  $V_{OS_OUT} = V_{OS_IN} \ge 50$ .

 Table 5.1: Offset Voltages of first stage opamp

Transistor	W/L	$3\sigma_{V_{TH}}$	$g_{\rm m}/g_{\rm ds}$	V <sub>OS_IN</sub>	V <sub>OS_OUT</sub>
	$(\mu m/\mu m)$	(mV)	$(\mu S/\mu S)$	(mV)	(mV)
PMOS input (M1-M2)	80/2	3.44	356.2/1.1	3.44	175
PMOS cascode (M3-M4)	100/1	4.35	514.1/1.971	0.0375	1
NMOS cascode (M5-M6)	48/1	4.11	559.4/5.734	0.087	1
NMOS load (M7-M8)	96/2	2.056	562.3/1.89	3.245	138

The three-stage NMC opamp designed in  $0.35\,\mu\text{m}$  technology has the following parameters.

$$G_{m1} = 356 \,\mu S$$
 (5.1)

$$G_{m2} = 245\,\mu S \tag{5.2}$$

$$G_{m3} = 1.8 \,\mathrm{mS}$$
 (5.3)

The three-stage opamp is compensated with Miller capacitors  $C_{m1}$  and  $C_{m2}$  which is calculated for a load capacitor of 10 pF and found to be 7.6 pF and 2.7 pF respectively. Correspondingly  $C_{m1}$  and  $C_{m2}$  are chosen as 8 pF and 3 pF.  $R_m$  was chosen to be 2 k $\Omega$ . The circuit details of the design in shown in Fig. 5.1.

The frequency response of the three-stage NMC opamp is shown in Fig. 5.2.



M13,M14 : 10 (.65 μm/.65 μm) M13',M14' : 50 (.65 μm/.65 μm)

M9,M10 : 40 (1 µm/4 µm)

Figure 5.1: Three-stage NMC opamp circuit in  $0.35 \,\mu m$  technology



Figure 5.2: Magnitude and phase frequency response of the NMC opamp

#### 5.1.1 Nested Chopping

Though careful design of the opamp reduces the offset of the cascode transistors, to achieve offsets in the range of nanovolts another set of choppers are placed to chop away the residual offsets that might remain due to switching [11] as well as the offsets of the cascode transistors. This is referred to as Nested Chopping. Fig. 5.3 shows the basic idea of nested chopping. The offset of the amplifier is reduced by applying another pair of choppers, but now operating at a lower frequency. This frequency can be lower than the 1/f noise corner frequency of the amplifier since that is already removed by the inner choppers [12]. The outer pair of choppers is running at a much lower frequency than the inner pair, hence the residual offset due to spikes of these choppers is negligible. Even though the outer choppers are working at a much lower frequency than the inner choppers, the switching



Figure 5.3: Principle of nested chopping

noise is directly coupled to the output. To avoid this problem the choppers are absorbed within the opamp. The possible location of the outer choppers are shown in Fig. 5.4.



Figure 5.4: Possible location of outer choppers in NMC opamp

The choppers shown in dotted lines are operating at a lower switching frequency. The signal is modulated by both the choppers running at lower and higher frequencies before amplification. First level of demodulation occurs at the first stage opamp which has choppers running at  $f_{CHOPHIGH}$ . The second level of demodulation can be carried out by placing the low frequency chopper either at location 1 or 2 or 3.

• The advantage of placing the chopper circuit at location '1' is that the offset due to mismatch between the devices in the second stage opamp as well as

the third stage opamp is removed. But since this is the output node chopping at this node involves breaking the feedback loop periodically at  $f_{CHOPLOW}$ . This causes slight ringing in the output which settles to the right value once the feedback is restored. The residual offset due to the ringing at the output is more than the offset contributed by the second and third stage opamps. Hence placing the chopper should not be placed in location '1'.

- The chopper circuit cannot be placed at location '2' because the phase of the NMC amplifier is affected. In one of the clock phases the switches of the chopper circuit will be connected in such a way that C<sub>m2</sub> and R<sub>m</sub> cannot perform Miller compensation because they will be in positive feedback. With the amplifier uncompensated in one of the clock phases, placing it in feedback causes either oscillation or saturation to the rails in the output.
- By placing the chopper circuit at location '3' neither the amplifier's phase response affected nor the feedback loop broken at the output node. Like discussed before in Chapter 2 the switch non-linearities are reduced by a factor of their loop gain. Though the offset voltages from the second stage opamp and third stage opamp are not removed, they contribute to a small fraction that it is ignored.

PSS analysis is done to see the effect of nested chopping to the noise of the amplifier. The amplifier is simulated with clocks running at 5 kHz and 40 kHz.  $f_{CHOPLOW}$ is chosen to be a factor of  $f_{CHOPHIGH}$  so that the solution is periodic at  $f_{CHOPLOW}$ and PSS analysis can be used. Pnoise analysis is performed after PSS analysis. The voltage noise spectral density of the amplifier with and without nested chopping is shown in Fig. 5.5. The solid line represents the input referred noise voltage of the NMC amplifier and the dashed line shows the input referred noise voltage after chopping. Small peaks at 5 kHz and 15 kHz can be seen which are the clock and its harmonics. A ten fold reduction in noise voltage can been seen from the plots. The input referred noise voltage integrated over a bandwidth of 1 Hz to 1 kHz is  $3.66 \,\mu\text{V}$  before chopping and after chopping the same becomes  $355 \,\text{nV}$ .



Figure 5.5: Input referred noise spectral density of the NMC opamp

The other parameters of the opamp are tabulated in Table 5.2. Offset of the

Parameter	Value
Technology	AMS $0.35 \mu \text{m}$ CMOS
Supply Voltage	3.3 V
Quiescent Current	$600\mu\mathrm{A}$
Unity Gain Bandwidth	6 MHz
$\beta$	1/51
DC Loop Gain( $  A\beta  $ )	$154\mathrm{dB}$
Phase Margin( 180- $\measuredangle A\beta$ )	89 <i>°</i>
Slew Rate	$6.5\mathrm{V}/\mathrm{\mu s}$
PSRR @ 50 Hz	$87\mathrm{dB}$
CMRR @ 50 Hz	160 dB

Table 5.2: NMC opamp parameters

chopper amplifier which is our primary concern, is simulated using the Monte-Carlo model present in  $0.35\,\mu\text{m}$  technology. Fig. 5.6 shows the histogram plot of the input referred offset voltage of the chopper amplifier without chopping. The offset voltage of the chopper amplifier without chopping follows a gaussian



Figure 5.6: Histogram of the input referred offset voltage

distribution with a  $3\sigma_{Vos}$  of 5 mV. This closely matches with the theoretically calculated value of 6.8 mV.

### 5.2 Oscillator

The clocks required for the chopping amplifier can be obtained from an external clock generator or an on chip oscillator can be designed for a full system solution. Frequency in the range of few tens of kHz is required. In 0.35  $\mu$ m technology the delay of an inverter with a PMOS-to-NMOS size ratio of 2 and W=20  $\mu$ m, L=10  $\mu$ m is 25 ns. To achieve frequencies in the range of kilohertz a ring oscillator with a chain of more than hundred inverters will be required. Hence a relaxation oscillator is chosen for this application. Fig. 5.7 shows the circuit diagram of a simple Schmitt trigger based oscillator [13]. The time period is given by the formula  $2\text{RCln}(\frac{1+\lambda}{1-\lambda})$ . The derivation of this formula is detailed in Appendix B. Where  $\lambda = \frac{\text{R}_1}{\text{R}_1 + \text{R}_2}$ . R<sub>1</sub> is chosen to be equal to R<sub>2</sub> = 100 k\Omega, and so  $\lambda = \frac{1}{2}$ .

The absolute value of these two resistors is decided based on the current sourcing capability of the output stage of the opamp used in positive feedback. Due to area constraints the capacitor's value is limited to 1 pF and the resistor's value is chosen appropriately. The R value to generate a frequency of 100 kHz with C of 1 pF is  $4.5 \text{ M}\Omega$ . A clock divider is used to generate the lower and the higher frequencies required for nested chopping of the amplifier. Tunability is obtained by placing capacitances in parallel with switches controlled by external bits that is provided off-chip.



Figure 5.7: Relaxation oscillator

#### 5.2.1 Design details

Once the frequency of oscillation is decided, the specifications of the opamp are obtained. The unity gain frequency of the opamp must be higher than the frequency of oscillation required. Offset and Gain error in the amplifier will change the threshold point at which switching occurs in the Schmitt trigger that will change the frequency of oscillation. Equation below shows the effect of the above errors to the frequency of oscillation,

$$T = 2RCln\left[\frac{1+\lambda-\Delta\lambda}{1-\lambda+\Delta\lambda}\right]$$
(5.4)

The analysis of the circuit errors to the frequency of oscillation is shown in Appendix B. The opamp is designed choosing  $\Delta \lambda = 0.01$ . The circuit details of the opamp is shown in the Fig. 5.8. The opamp designed has a gain of 60 dB with an

input referred offset voltage of 10 mV.



Figure 5.8: Transistor schematic of the opamp present in the relaxation oscillator

## 5.3 CJC Buffer

For Cold Junction Compensation, the room temperature is sensed from an external BJT. The base-emitter voltage of bipolar transistors exhibit a negative temperature coefficient.  $\frac{\partial V_{BE}}{\partial t} \approx -2 \text{ mV/}^{\circ}\text{C}$ .  $V_{BE}$  is buffered, level shifted and amplified with an appropriate gain such that the thermocouple amplifier's output is the sum of the room temperature as well as the input. K type thermocouple's temperature sensitivity is approximately  $40 \,\mu\text{V/}^{\circ}\text{C}$  and the gain of the chopper amplifier is 34 dB. With this we can obtain an voltage output of  $2 \,\text{mV/}^{\circ}\text{C}$ . Since the temperature sensitivity of  $V_{BE}$  is  $-2 \,\text{mV/}^{\circ}\text{C}$ , it requires a gain of -1 to exactly nullify the room temperature difference. The cold junction compensation follows the relation,

$$V_{OUT} = A V_{IN} + V_{CJC}$$
(5.5)

#### 5.3.1 Design details

The output of the CJC buffer must provide an output of 700 mV when the reference junction is at 25 °C. To achieve this, bias current into the BJT is tuned such that, at 0 °C it reads 650 mV which will be level shifted to match the  $V_{CM}$  level of the amplifier. Fig. 5.9 shows the buffer along with the level shifter circuit. The  $V_{CM}$ 



Figure 5.9: CJC buffer and level shifter

of the amplifier is  $1.65\,\mathrm{V},$  hence  $\mathrm{V}_{\mathrm{BE}}$  must be level shifted by  $1\,\mathrm{V}.$ 

$$V_{\rm CJC} = V_{\rm BE\_IN} + IR \tag{5.6}$$

The IR drop accurately has to be 1 V across all corners, process and resistant to supply variations. This can be achieved by providing a mechanism wherein either R or I changes with corners and process such that IR drop remains constant. Fig. 5.10 shows the circuit with which a constant IR drop can be obtained. The opamp buffer's output is given by the relation,

$$V_{CJC} = V_{BE\_IN} + \frac{V_{REF}}{R_{REF}} n R$$
(5.7)

where 'n' is the current mirroring factor. The resistors R and  $R_{REF}$  are matched resistors (i.e, made from common resistor segments in the same type of resistor material). Resistor tolerances will track each other therefore providing control of the level shifting. Cascode transistors are used to provide precise mirroring of the reference current. The only circuit imperfections that might affect the accuracy



Figure 5.10: Transistor level schematic of the level shifter

of the level shifter are the opamp's offset and noise. The noise and offset can be modelled as a voltage source placed at the non-inverting terminals of the opamp. Let  $V_{OS1}$  be the offset voltage of the opamp in the reference generator and  $V_{OS2}$ of the opamp in the level shifter. The effect of these imperfections is shown as follows,

$$V_{CJC} = V_{BE\_IN} + V_{OS2} + \frac{V_{REF} + V_{OS1}}{R_{REF}} nR$$
(5.8)

$$\Delta V_{\rm CJC} = V_{\rm OS2} + V_{\rm OS1} \frac{nR}{R_{\rm REF}}$$
(5.9)

The effect of  $V_{OS1}$  can be reduced by increasing  $R_{REF}$  or reducing 'n'. Increasing  $R_{REF}$  would mean an increase in resistor area. Reducing the current mirroring ratio would imply burning an increased current in the reference generator circuit. Hence an optimum value is chosen to minimise the effect of offsets. In our design,  $R_{REF} = 16.5 \text{ k}\Omega$ ,  $R = 10 \Omega$ , n = 1 therefore  $I = I_{REF} = 100 \mu \text{A}$ .

Next step is to design the opamps. Based on the application at hand appropriate topology is chosen. For instance, the opamp present in the level shifter circuit, opamp OA1 shown in Fig. 5.11 must cater to two specifications.

- Gain must be high
- Output of the opamp = Input of the opamp + 1 V



Figure 5.11: Final schematic with compensation capacitors

A single stage opamp is not suitable since the second clause cannot be met. This is because

- Input common mode level of the opamp will be 650 mV. The V<sub>TH</sub> of the transistors in  $0.35 \,\mu\text{m}$  technology is  $0.6 \,\text{V}$  for NMOS and  $0.9 \,\text{V}$  for PMOS. Hence a PMOS input pair topology is only best suitable.
- For a PMOS transistor to remain in saturation V<sub>DG</sub> ≤ V<sub>TH</sub>. Hence V<sub>D</sub> can atmost be V<sub>G</sub>+V<sub>TH</sub>. Therefore V<sub>D</sub> (i.e the o/p terminal of the opamp) of the input PMOS pair cannot reach 1.65 V whilst remaining in the saturation region.

A two stage architecture only would be a suitable topology for this particular circuit. The circuit details of the two-stage opamp is shown in the Fig. 5.12 Similarly, for the opamp in the reference generator (opamp OA2) a high gain topology is be used. Two stage and folded cascode opamp structures provide high gains and large swings. A two-stage topology is avoided since stability is an issue. The output of the opamp OA2 is fed to bias a transistor current source. This current source will



Figure 5.12: Transistor schematic of OA1

introduce at least one pole in the open loop transfer function, making it difficult to guarantee stability while placed in feedback. For this reason, a folded cascode topology is the preferred choice here. The folded cascode opamp along with the current source becomes a two stage opamp structure in closed loop. To ensure stability Miller compensation is done by placing capacitor  $C_p = 1 \text{ pF}$  as shown in Fig. 5.11. Another capacitor of 1 pF is placed in parallel to the  $10 \text{ k}\Omega$  resistor. This is to ensure high frequency stability of OA1. The circuit details of the folded cascode opamp is shown in the Fig. 5.13.



Figure 5.13: Transistor schematic of OA2

Table 5.3 is indicative of the efficiency of the buffer implemented. An input of  $650 \,\mathrm{mV}$  is given, and the buffer output is observed for all corners. This buffer draws  $610 \,\mu\mathrm{A}$  of current from a supply of  $3.3 \,\mathrm{V}$ .

Corner	$\mathbf{V}_{\mathbf{CJC}}$ (V)
Typical	1.650
Worstone	1.652
Worstpower	1.655
Worstspeed	1.648
Worstzero	1.651

Table 5.3: Corner simulation result of the CJC buffer

## 5.4 Differential to Single ended converter

A single ended analog output which directly indicates the absolute temperature of the source is required. The differential outputs of the chopper amplifier needs to be converted to a single ended one which swings between 0V and 5V. Since



Figure 5.14: Differential to single ended converter

no further gain is required all the resistors are chosen to be same. The absolute value of them is decided based on the output resistance of the chopper amplifier and the noise as well current capability of the opamp used in the Differential to Single ended (DE-SE) converter. The output of the DE-SE converter is given by the equation,

$$V_{SE} = (Vin_+ - Vin_-) + V_{REF}$$

$$(5.10)$$

Parameter	Value
$R_1,R_2$	$50\mathrm{k}\Omega$
Open loop gain	$100\mathrm{dB}$
Phase Margin	97 <i>°</i>
Input referred noise (1 Hz - 1 kHz)	$350\mu\mathrm{V}$
Supply Voltage	$5\mathrm{V}$
Quiescent Current	$387\mu\mathrm{A}$

Table 5.4: DE-SE characteristics

 $V_{\text{REF}}$  is an external reference of 2.5 V. 5 V devices present in 0.35  $\mu$ m technology are used in the opamp design present in DE-SE block.

#### 5.4.1 Design details

A two stage topology with class AB output stage structure is used to build the opamp. The circuit details of the opamp is shown in the Fig. 5.15

An elegant way to null the offset would be to tune the  $V_{REF}$ . The DC offset of the output stage can be measured with a no input condition, and tuned appropriately to null its effect. The electrical characteristics of the opamp used in the DE-SE converter is tabulated in Table 5.4.

### 5.5 Integrated Structure

The integrated block diagram of all the above blocks is shown in the Fig. 5.16. The CJC buffer senses the base-emitter voltage of a BJT device which is an indication of the room temperature. The thermocouple input is fed to the chopper amplifier. The buffered voltage is then added to the amplifier's output which is finally obtained in a single-ended format from the DE-SE converter block. The various clocks for the chopping operation are obtained from the clock generation block.

Chopping frequency can be varied by controlling the tuning bits C1 and C2. Table 5.5 shows the possible frequencies achievable.

The 'CLOCK DIVIDER' block divides  $V_{osc}$  by two and sixteen to generate  $V_{FAST}$ 



Figure 5.15: Circuit Details of the opamp in DE-SE block



Figure 5.16: Block diagram of the signal conditioner
C1	C2	Frequency
0	0	External Clock
0	1	$71.4\mathrm{kHz}$
1	0	58  kHz
1	1	$50.5\mathrm{kHz}$

Table 5.5: Frequency control in the oscillator

and V<sub>SLOW</sub> clock frequencies respectively. Non-overlapping clocks needed for chopping are generated by the 'CLOCK GEN' block. The gain of the chopper amplifier is 34 dB, hence after amplification of the input thermocouple signal the output sensitivity is  $2 \text{ mV}/^{\circ}$ C. The temperature sensitivity of BJT's base-emitter voltage is approximately  $-2 \text{ mV}/^{\circ}$ C. Hence this signal does not require amplification, therefore can be directly inverted and buffered to be added to the output thus compensating for the room temperature. But in practise  $\frac{\partial \text{V}_{\text{BE}}}{\partial \text{t}}$  is not exactly  $-2 \text{ mV}/^{\circ}$ C but ranges across  $-1.8 \text{ mV}/^{\circ}$ C to  $-2 \text{ mV}/^{\circ}$ C. Hence to provide gain tunability to the CJC buffer's signal, resistor trimming is done and controlled with bits A, B and C. Table 5.5 illustrates the possible gains achieved using the control bits A, B and C.

BJT's temperature	Α	В	С	$\mathbf{R_1}(k\Omega)$	$\mathbf{R_2}(k\Omega)$	Gain
sensitivity $(mV/^{o}C)$						
-2	0	0	0	100	100	1
-1.96	0	0	1	98	100	1.02
-1.92	0	1	0	96	100	1.042
-1.88	0	1	1	94	100	1.064
-1.84	1	0	0	92	100	1.087
-1.8	1	0	1	90	100	1.11
-1.76	1	1	0	88	100	1.136
-1.72	1	1	1	86	100	1.163

Table 5.6: Gain control of the CJC buffer

Fig. 5.17 shows the layout of the thermocouple signal conditioner. The integrated design occupies an area of  $1 \text{ mm}^2$  consuming 6 mW of power. For testing purpose and due to the availability of silicon area, the chopper amplifier, CJC buffer and the DE-SE converter were separately placed additional to the above thermocouple signal conditioner. The  $5 \text{ mm}^2$  die is housed in a JLCC 44 pin package. The



Figure 5.17: Layout of the signal conditioner

simulated results of the integrated structure is tabulated in Table 5.7. The voltage equivalent for a particular temperature is found from a thermocouple datasheet which is fed as  $V_{INPUT}$ .  $V_{OUT}$  is the amplified version of the input.

Source Temp $(^{o}C)$	Room Temp ( $^{o}C$ )	$V_{INPUT}$ (mV)	$V_{OUT}$ (V)
100	0	4.096	2.704
100	30	2.851	2.704
99	0	4.055	2.702
101	80	0.838	2.706

 Table 5.7:
 Simulated result of the integrated design

#### CHAPTER 6

# Conclusions

This thesis describes the analysis and design of precision sensor measuring circuits. In this work it is demonstrated that Chopper stabilization is the preferred choice over autozeroing, when the system is linear and low baseband noise is the most important requirement. Chopper stabilized amplifiers are best suited for low power, portable, very low noise, very small offset and offset drift, high performance applications such as electronic sensors. The problem of residual offset contributed by the cascode transistors is very specific to the architecture chosen in our design. Nested chopping is performed to eliminate this residual offset. After nested chopping the amplifier has an integrated input referred noise of  $355 \,\mathrm{nV}$ over a bandwidth of 1 Hz - 1 kHz by chopping at 5 kHz and 40 kHz. Traditionally chopping is performed with square wave of 50% duty cycle. To deal with asymmetric offset as seen in the prototype design of the chopper amplifier, an asymmetric square wave sequence can be used to nullify its effect. But this cannot be predicted before fabrication and it varies from one sample to another. Hence a provision for tuning the duty cycle of the chopping square wave can be added. Chopping results in strong tones in the output spectrum of the amplifier at the chopping frequency and its odd harmonics. If these strong tones are unacceptable, even after filtering chopping can be done by a pseudo-random sequence. The idea of chopping within the opamps can be extended to different other architectures. Also instead of Miller compensation, feed forward opamps can be used to reduce power and area.

In the final design of a complete signal conditioning module, trimming of resistors is provided to compensate the gain of the CJC block for any variations in temperature sensitivity of the external BJT. The integrated circuit designed has an output sensitivity of  $2 \,\mathrm{mV}/^{o}$ C. The thermocouple signal conditioner consumes around  $6 \,\mathrm{mW}$  occupying  $1 \,\mathrm{mm}^{2}$  of area. Thermocouple signal conditioning block senses the room temperature via an external BJT placed close to the cold junction. This can also be done using a PTAT CMOS temperature sensor.

# APPENDIX A

## Noise Reduction due to Autozeroing

The autozero principle can be used to cancel the amplifier's low frequency noise. The efficiency of this process will depend on the correlation between consecutive noise samples. It is equivalent to subtracting from the time varying noise a recent sample of the same noise. This indicates autozeroing effectively high pass filters the noise. The equivalent circuit for noise sampling is shown in the Fig. A.1. The voltage on the capacitor C is an ideal sample and hold signal. If  $kT_s$  are the sampling instants and h(t) the hold function, the voltage on the capacitor V<sub>C</sub>(t) is given by equation A.1.



Figure A.1: Noise equivalent of the Autozero amplifier

$$V_{\rm C}(t) = \sum n(kT_{\rm s})h(t - kT_{\rm s})$$
(A.1)

The output spectrum [14] can be calculated as follows,

$$\begin{split} V_{OUT}(t) &= n(t) - \sum_{k=-\infty}^{k=+\infty} n(kT_s)h(t - kT_s) \\ V_{OUT}(f) &= N(f) - \operatorname{sinc}(\pi fT_s)e^{-j\pi fT_s} \sum_{k=-\infty}^{k=+\infty} N(f - \frac{k}{T_s}) \\ V_{OUT}(f) &= N(f) - \operatorname{sinc}(\pi fT_s)e^{-j\pi fT_s}N(f) - \operatorname{sinc}(\pi fT_s)e^{-j\pi fT_s} \sum_{k=-\infty, k\neq 0}^{k=+\infty} N(f - \frac{k}{T_s}) \\ H_o(f) &= 1 - \operatorname{sinc}(\pi fT_s)e^{-j\pi fT_s}, k = 0 \end{split}$$

The output power spectral density can be decomposed into two parts. One is the baseband noise which is reduced by the autozeroing process and the other is due to the fold over components introduced by aliasing.

$$S_{V_{OUT}}(f) = |H_o(f)|^2 S_N(f) + \operatorname{sinc}^2(\pi f T_s) \sum_{k=-\infty, k \neq 0}^{k=+\infty} S_N(f - \frac{k}{T_s})$$
(A.2)

In conclusion, autozero amplifiers reduce the offset and 1/f noise by using sampling techniques at the expense of increased white noise in the baseband.

### APPENDIX B

#### **Relaxation Oscillator**

A schmitt trigger based oscillator is shown in Fig. B.1.  $\lambda$  is given by  $\frac{R_1}{R_1 + R_2}$  which decides the threshold point for the switching to occur from the positive rail to the negative rail.



Figure B.1: Schmitt Trigger based Oscillator

When the voltage across the capacitor reaches  $+\lambda V_{CC}$  as shown in Fig. B.2 then the switch to  $-V_{CC}$  at the output occurs. The capacitor has charged to  $+\lambda V_{CC}$ and now will begin to discharge.



Figure B.2: Charging of the capacitor in the Oscillator

The general charging equation of a capacitor which already has an original charge is ,

$$v(t) = V_{\infty}(1 - e^{-t/RC}) + V_0 e^{-t/RC}$$
 (B.1)

For this case,  $V_{\infty}$ =- $V_{CC}$  and  $V_0$ =+ $\lambda V_{CC}$ . Hence,

$$v(t) = -V_{CC}(1 - e^{-t/RC}) + \lambda V_{CC} e^{-t/RC}$$
(B.2)

Now when the voltage across the capacitor gets to  $-\lambda V_{CC}$  another switch will occur. This time is half the period of the square wave so it will be represented as T/2. At this time,

$$-\lambda V_{\rm CC} = -V_{\rm CC}(1 - e^{-T/2\rm RC}) + \lambda V_{\rm CC} e^{-T/2\rm RC}$$
(B.3)

The above equation when solved for T gives

$$T = 2RCln\left[\frac{1+\lambda}{1-\lambda}\right]$$
(B.4)

Fig. B.3 shows the oscillator with the amplifier's offset and gain error modelled as a voltage source placed at its non-inverting terminal. Hence equation B.3 is modified as

$$-\lambda V_{\rm CC} + V_{\rm os\_in} = -V_{\rm CC} (1 - e^{-T/2\rm RC}) + (\lambda V_{\rm CC} - V_{\rm os\_in}) e^{-T/2\rm RC}$$
(B.5)



Figure B.3: Oscillator with Offset and Gain error

The time period expression becomes

$$T = 2RCln\left[\frac{1+\lambda-\Delta\lambda}{1-\lambda+\Delta\lambda}\right]$$
(B.6)

# Pin Details of the Chopper Amplifier Chip



Figure C.1: Chip Pin Details

 Table C.1: Functionality of pins of chopper amplifier chip

Pin Number	Pin Name	Functionality	Value
73	G <sub>NDA</sub>	Ground Pin	
79	V <sub>DDA</sub>	Supply Voltage Pin	1.8 V
81	V <sub>CM</sub>	Common-mode reference	$0.9\mathrm{V}$
		voltage	
78	I <sub>BIAS</sub>	Bias current for the chop-	$1\mu\mathrm{A}$ - $2\mu\mathrm{A}$
		per amplifier	
74, 72	$V_{INM}, V_{INP}$	Differential Input Volt-	1 mVpp -
		age	20 mVpp dif-
			ferential sine
			wave with $V_{\rm CM}$
			of $1.65\mathrm{V}$
80, 82	V <sub>OUTM</sub> , V <sub>OUTP</sub>	Differential Output Volt-	
		age	

# APPENDIX D

# Pin Details of the Thermocouple Signal Conditioner Chip

There are 4 separate blocks present in the chip. The pin details of each block is separately tabulated below.

Pin Number	Pin Name	Functionality	Value
30	Ibias	Bias current for the chop-	$1\mu\mathrm{A}$ - $2\mu\mathrm{A}$
		per amplifier	
27	chop_clk	High frequency clock for	$40\mathrm{kHz}$ - $60\mathrm{kHz}$
		chopping	
26	chop_nested_clk	Low frequency clock for	$2 \mathrm{kHz}$ - $5 \mathrm{kHz}$
		chopping	
25	vdda_amp	Supply Voltage for the	3.3 V
		amplifier	
24,23	vinm, vinp	Differential inputs of the	1 mVpp -
		chopper amplifier	$40 \mathrm{mVpp}$ sine
			wave with Vcm
			of $1.65\mathrm{V}$
22, 19	gnda	Ground Voltage	$0\mathrm{V}$
20, 21	voutp, voutm	Differential outputs of	
		the chopper amplifier	

 Table D.2:
 CJC Buffer Pin Details

Pin Number	Pin Name	Functionality	Value
29	buf_in	Buffer Input	0.6 V - 0.8 V DC
28	buf_out	Buffer Output	$1.6\mathrm{V}$ to $1.8\mathrm{V}$



Pin Number	Pin Name	Functionality	Value
14, 18	vdda_5	Supply Voltage	$5\mathrm{V}$
16, 17	Vdiffin+, Vdiffin-	Differential inputs	100 mV - 1 Vpp sine wave with Vcm of 1.65 V
15	vse_out	Single ended output	Outputs with Vcm of 2.5 V
13	Vref	Reference Voltage	$2.5\mathrm{V}$

 Table D.3:
 DE-SE Pin Details

 Table D.4: Integrated Structure Pin Details

Pin Number	Pin Name	Functionality	Value
1	vinput	Input to the signal condi-	$40 \ \mu V$ - $40 \ m V$
		tioner	
2, 3, 4	vdda	Supply Voltage	3.3 V
5, 9, 12,41	gnda	Ground Voltage	0 V
7	vdda_5	Supply Voltage	$5\mathrm{V}$
8	vout	Output of the signal con-	
		ditioner	
10, 11	vo-, vo+	Differential outputs of	
		the chopper amplifier	
		present in the signal	
		conditioner	
13	Vref	Reference Voltage	$2.5\mathrm{V}$
31	VOSC	Output of the oscillator	
32, 33	Clkctrl1,Clkctrl2	Control bits to control	
		the frequency of oscilla-	
		tion	
34	Ext_Clk	Clock frequency	$40\mathrm{kHz}$ - $100\mathrm{kHz}$
35	vbe_buf	CJC buffer output	
		present in the signal	
		conditioner	
36	vbe_in	BJT's base-emitter volt-	650 mV -
		age as input to the CJC	$800\mathrm{mV}$
		buffer	
37	Iin	Bias current for the sig-	$1\mu\mathrm{A}$ - $2\mu\mathrm{A}$
		nal conditioner	
38	Vcm	Reference voltage	$1.65\mathrm{V}$
39	vdda_osc	Supply voltage for the os-	$3.3\mathrm{V}$
		cillator	
42, 43, 44	Gainctrl_C,	Control bits to tune the	
	Gainctrl_B,	resistor bank	
	Gainctrl_A		

#### REFERENCES

- R. Areny and J. Webster, Sensors and signal conditioning. New York, Ed.: Wiley-Interscience, 1991.
- [2] W. Kester, J. Briant, and W. Jung, Practical design techniques for sensor signal conditioning. Analog Devices, 1999.
- [3] C. Enz and G. Temes, "Circuit techniques for reducing the effects of opamp imperfections: autozeroing, correlated double sampling, and chopper stabilization," *Proceedings of the IEEE*, vol. 84, no. 11, pp. 1584–1614, Nov 1996.
- [4] I. Finvers, J. Haslett, and F. Trofimenkoff, "A high temperature precision amplifier," *IEEE Journal of Solid-State Circuits*, vol. 30, no. 2, pp. 120–128, Feb 1995.
- [5] T. Kugelstadt, "Auto-zero amplifiers ease the design of high-precision circuits," Analog Applications Journal, vol. 2, no. 0, 2005.
- [6] K. Kundert, "Simulating switched-capacitor filters with SpectreRF," Sept 2005. [Online]. Available: http://www.designers-guide.com/Analysis/scfilters.pdf
- [7] D. Young and N. Beaulieu, "The generation of correlated Rayleigh random variates by inverse discrete Fourier transform," *IEEE Transactions on Communications*, vol. 48, no. 7, pp. 1114–1127, July 2000.
- [8] R. Eschauzier and J. Huijsing, Frequency compensation techniques for lowpower operational amplifiers. Springer, 1995.
- K. Philip, "Analysis of Multistage Amplifier Frequency Compensation," *IEEE Transactions on Circuits and Systems 1: Sept*, vol. 48, no. 9, pp. 1041–1056, 2001.

- [10] V. Hari Prasath, "16 bit Audio band Digital-to-Analog Converter," Master's thesis, Indian Institute of Technology, Madras, May 2008.
- [11] C. Menolfi and Q. Huang, "A fully integrated, untrimmed CMOS instrumentation amplifier with submicrovolt offset," *IEEE Journal of Solid-State Circuits*, vol. 34, no. 3, pp. 415–420, 1999.
- [12] A. Bakker, K. Thiele, and J. Huijsing, "A CMOS nested chopper instrumentation amplifier with 100 nV offset," in *IEEE International Solid-State Circuits Conference*, 2000. Digest of Technical Papers. ISSCC, 2000, pp. 156–157.
- [13] A. Sedra and K. Smith, *Microelectronic circuits*. Oxford University Press, USA, 1997.
- [14] C. Enz, "Analysis of low-frequency noise reduction by autozero technique," *Electronics Letters*, vol. 20, p. 959, 1984.