This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
|
start [2019/03/10 07:49] nagendra |
start [2019/07/29 03:28] ssaxena |
||
|---|---|---|---|
| Line 22: | Line 22: | ||
| * EE2019: Analog Systems and Laboratory | * EE2019: Analog Systems and Laboratory | ||
| * [[:ee2019_2019nk:start|Jan-May 2019]]: Sankaran Aniruddhan | * [[:ee2019_2019nk:start|Jan-May 2019]]: Sankaran Aniruddhan | ||
| + | * [[http://www.ee.iitm.ac.in/vlsi/courses/ee2019_2019qk/start|Jan-May 2019]]: Qadeer Khan | ||
| * EE3002: Analog Circuits/EE5310: Analog Electronic Circuits | * EE3002: Analog Circuits/EE5310: Analog Electronic Circuits | ||
| - | * [[:ee3002_2015nk:start|Aug.-Nov. 2015]]: Nagendra Krishnapura | + | * [[http://www.ee.iitm.ac.in/vlsi/courses/ee2019_2019qk/start|Aug.-Nov. 2015]]: Nagendra Krishnapura |
| * EE5340: Active Filter Design | * EE5340: Active Filter Design | ||
| * [[:ee534:start|Jan.-May 2010]]: Shanthi Pavan | * [[:ee534:start|Jan.-May 2010]]: Shanthi Pavan | ||
| Line 35: | Line 36: | ||
| * [[:ee6322_2019:start|Jan.-May. 2019]]: Nagendra Krishnapura | * [[:ee6322_2019:start|Jan.-May. 2019]]: Nagendra Krishnapura | ||
| * EE6324: Phase-Locked Loops | * EE6324: Phase-Locked Loops | ||
| - | * [[:ee6324_2018:start|Aug.-Nov. 2018]]: Saurabh Saxena | + | * [[:ee6324_2019:start|Aug.-Nov. 2019]]: Saurabh Saxena |
| * EE6580: VLSI Data Conversion Circuits | * EE6580: VLSI Data Conversion Circuits | ||
| * [[http://nptel.ac.in/courses/117106034/|Jan-May 2016]]: Shanthi Pavan | * [[http://nptel.ac.in/courses/117106034/|Jan-May 2016]]: Shanthi Pavan | ||